zhemao / chisel-floatLinks
Floating point modules for CHISEL
☆32Updated 11 years ago
Alternatives and similar repositories for chisel-float
Users that are interested in chisel-float are comparing it to the libraries listed below
Sorting:
- A DSL for Systolic Arrays☆83Updated 7 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- ☆89Updated last week
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 6 months ago
- Next generation CGRA generator☆118Updated last week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 3 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- Chisel components for FPGA projects☆128Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆160Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆124Updated 2 months ago
- ☆62Updated last week
- high-performance RTL simulator☆184Updated last year
- PACoGen: Posit Arithmetic Core Generator☆75Updated 6 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆61Updated 5 months ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆114Updated 2 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated last week
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated last week
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- CGRA framework with vectorization support.☆42Updated this week
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 10 years ago
- ☆87Updated last year
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 2 years ago