zhemao / chisel-floatLinks
Floating point modules for CHISEL
☆32Updated 10 years ago
Alternatives and similar repositories for chisel-float
Users that are interested in chisel-float are comparing it to the libraries listed below
Sorting:
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Next generation CGRA generator☆112Updated this week
- Chisel components for FPGA projects☆124Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 2 weeks ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- ☆68Updated this week
- high-performance RTL simulator☆168Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated 3 weeks ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆112Updated last year
- For contributions of Chisel IP to the chisel community.☆64Updated 8 months ago
- ☆15Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆103Updated 2 months ago
- ☆81Updated last year
- PACoGen: Posit Arithmetic Core Generator☆73Updated 5 years ago
- A DSL for Systolic Arrays☆80Updated 6 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated last year
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆101Updated last month
- (System)Verilog to Chisel translator☆115Updated 3 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆106Updated 2 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- ☆59Updated this week
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆166Updated last year
- A Rocket-based RISC-V superscalar in-order core☆33Updated 2 months ago
- A vector processor implemented in Chisel☆21Updated 10 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- The Task Parallel System Composer (TaPaSCo)☆110Updated 2 months ago
- ☆86Updated last year