zhemao / chisel-floatLinks
Floating point modules for CHISEL
☆31Updated 10 years ago
Alternatives and similar repositories for chisel-float
Users that are interested in chisel-float are comparing it to the libraries listed below
Sorting:
- Next generation CGRA generator☆115Updated this week
- ☆80Updated last week
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 4 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- ☆61Updated last week
- A DSL for Systolic Arrays☆82Updated 6 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 3 months ago
- CGRA framework with vectorization support.☆35Updated this week
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- A vector processor implemented in Chisel☆21Updated 11 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- Chisel components for FPGA projects☆127Updated 2 years ago
- PACoGen: Posit Arithmetic Core Generator☆75Updated 6 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- ☆87Updated last year
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- Chisel RISC-V Vector 1.0 Implementation☆114Updated 2 weeks ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- high-performance RTL simulator☆180Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated 2 weeks ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- ☆80Updated last year
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 4 years ago