zhemao / chisel-floatLinks
Floating point modules for CHISEL
☆32Updated 10 years ago
Alternatives and similar repositories for chisel-float
Users that are interested in chisel-float are comparing it to the libraries listed below
Sorting:
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 7 months ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated last week
- ☆15Updated 4 years ago
- PACoGen: Posit Arithmetic Core Generator☆72Updated 5 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated this week
- A Rocket-based RISC-V superscalar in-order core☆33Updated last month
- ☆64Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- Chisel components for FPGA projects☆124Updated last year
- A DSL for Systolic Arrays☆79Updated 6 years ago
- ☆59Updated this week
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆39Updated last month
- Next generation CGRA generator☆111Updated this week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Chisel RISC-V Vector 1.0 Implementation☆101Updated last month
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- ☆81Updated last year
- Project repo for the POSH on-chip network generator☆46Updated 3 months ago
- (System)Verilog to Chisel translator☆114Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆111Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated this week
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆41Updated 2 years ago
- high-performance RTL simulator☆159Updated last year
- ☆19Updated 7 years ago
- ☆86Updated last year