zhemao / chisel-floatLinks
Floating point modules for CHISEL
☆32Updated 11 years ago
Alternatives and similar repositories for chisel-float
Users that are interested in chisel-float are comparing it to the libraries listed below
Sorting:
- A DSL for Systolic Arrays☆83Updated 7 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆163Updated last year
- ☆90Updated 3 weeks ago
- Next generation CGRA generator☆118Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- ☆62Updated this week
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 3 years ago
- Chisel RISC-V Vector 1.0 Implementation☆126Updated 3 months ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆44Updated 6 months ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆61Updated 6 months ago
- ☆87Updated last year
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- Chisel components for FPGA projects☆128Updated 2 years ago
- PACoGen: Posit Arithmetic Core Generator☆75Updated 6 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 10 years ago
- CGRA framework with vectorization support.☆42Updated this week
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Updated 2 years ago
- ☆65Updated 8 months ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated last week
- high-performance RTL simulator☆185Updated last year
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆134Updated this week
- A polyhedral compiler for hardware accelerators☆59Updated last year