zhemao / chisel-floatLinks
Floating point modules for CHISEL
☆31Updated 10 years ago
Alternatives and similar repositories for chisel-float
Users that are interested in chisel-float are comparing it to the libraries listed below
Sorting:
- A DSL for Systolic Arrays☆81Updated 6 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Next generation CGRA generator☆114Updated this week
- ☆60Updated last week
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- ☆73Updated last week
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 2 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- ☆87Updated last year
- CGRA framework with vectorization support.☆35Updated last week
- A vector processor implemented in Chisel☆21Updated 11 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- For contributions of Chisel IP to the chisel community.☆65Updated 10 months ago
- Chisel components for FPGA projects☆126Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43Updated 5 years ago
- high-performance RTL simulator☆175Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated 2 months ago
- ☆15Updated 4 years ago
- ☆63Updated 4 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- DASS HLS Compiler☆29Updated last year
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆61Updated 3 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated last year