zhemao / chisel-float
Floating point modules for CHISEL
☆31Updated 10 years ago
Alternatives and similar repositories for chisel-float:
Users that are interested in chisel-float are comparing it to the libraries listed below
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆51Updated 5 years ago
- A DSL for Systolic Arrays☆78Updated 6 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 5 months ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Chisel components for FPGA projects☆122Updated last year
- ☆15Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆73Updated 5 years ago
- Next generation CGRA generator☆111Updated this week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆151Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- ☆55Updated this week
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 3 weeks ago
- high-performance RTL simulator☆156Updated 9 months ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆92Updated this week
- An open source high level synthesis (HLS) tool built on top of LLVM☆119Updated 10 months ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆57Updated 2 months ago
- PACoGen: Posit Arithmetic Core Generator☆69Updated 5 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆65Updated last year
- (System)Verilog to Chisel translator☆112Updated 2 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 4 years ago
- ☆79Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆90Updated 6 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆74Updated 9 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆97Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆122Updated 2 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆38Updated last year
- ☆56Updated this week
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆51Updated 5 years ago