zhemao / chisel-float
Floating point modules for CHISEL
☆32Updated 10 years ago
Alternatives and similar repositories for chisel-float:
Users that are interested in chisel-float are comparing it to the libraries listed below
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Chisel components for FPGA projects☆122Updated last year
- Next generation CGRA generator☆111Updated this week
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 5 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆153Updated last year
- A DSL for Systolic Arrays☆79Updated 6 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 2 weeks ago
- Project repo for the POSH on-chip network generator☆45Updated last month
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- ☆86Updated last year
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆39Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- ☆59Updated this week
- A Rocket-based RISC-V superscalar in-order core☆31Updated this week
- ☆58Updated this week
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 2 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 6 months ago
- Lipsi: Probably the Smallest Processor in the World☆84Updated last year
- ☆80Updated last year
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- CGRA framework with vectorization support.☆29Updated 2 weeks ago
- high-performance RTL simulator☆157Updated 10 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆74Updated 9 years ago
- ☆15Updated 4 years ago
- A hardware synthesis framework with multi-level paradigm☆38Updated 3 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated this week
- (System)Verilog to Chisel translator☆113Updated 2 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆65Updated last year