maltanar / rosettaLinks
Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ
☆33Updated 6 years ago
Alternatives and similar repositories for rosetta
Users that are interested in rosetta are comparing it to the libraries listed below
Sorting:
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Python interface to FPGA interchange format☆41Updated 2 years ago
- CNN accelerator☆27Updated 8 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆49Updated 9 years ago
- For contributions of Chisel IP to the chisel community.☆65Updated 9 months ago
- Xilinx Unisim Library in Verilog☆84Updated 5 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- A fault-injection framework using Chisel and FIRRTL☆37Updated 3 months ago
- FGPU is a soft GPU architecture general purpose computing☆60Updated 4 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- Chisel components for FPGA projects☆126Updated last year
- Chisel Things for OFDM☆32Updated 5 years ago
- A Vivado HLS Command Line Helper Tool☆36Updated 3 years ago
- ☆56Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- LIS Network-on-Chip Implementation☆31Updated 8 years ago
- SoCRocket - Core Repository☆37Updated 8 years ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 6 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago