maltanar / rosetta
Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ
☆33Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for rosetta
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆31Updated 3 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆23Updated 4 years ago
- Python interface to FPGA interchange format☆41Updated 2 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 2 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- ☆42Updated 3 years ago
- IP-core package generator for AXI4/Avalon☆21Updated 5 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆14Updated 4 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated last year
- openHMC - an open source Hybrid Memory Cube Controller☆44Updated 8 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆25Updated 4 years ago
- SoCRocket - Core Repository☆33Updated 7 years ago
- ☆51Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆55Updated this week
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆83Updated 5 years ago
- ☆15Updated 3 years ago
- Docker Development Environment for SpinalHDL☆18Updated 3 months ago
- Xilinx Unisim Library in Verilog☆71Updated 4 years ago
- Platform Level Interrupt Controller☆35Updated 6 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆18Updated this week
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 5 years ago
- Adding PR to the PYNQ Overlay☆17Updated 7 years ago
- The RTL source for AnyCore RISC-V☆30Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆9Updated 5 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆17Updated 8 years ago