maltanar / rosettaLinks
Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ
☆33Updated 6 years ago
Alternatives and similar repositories for rosetta
Users that are interested in rosetta are comparing it to the libraries listed below
Sorting:
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 10 months ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Python interface to FPGA interchange format☆41Updated 2 years ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 4 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆18Updated 9 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆27Updated 5 years ago
- SoCRocket - Core Repository☆37Updated 8 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆48Updated 9 years ago
- Adding PR to the PYNQ Overlay☆17Updated 8 years ago
- A Vivado HLS Command Line Helper Tool☆36Updated 3 years ago
- ☆56Updated 2 years ago
- CNN accelerator☆27Updated 7 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆10Updated 6 years ago
- Bitstream relocation and manipulation tool.☆46Updated 2 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- ☆15Updated 4 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago