Alternatives and similar repositories for hazardflow

Users that are interested in hazardflow are comparing it to the libraries listed below

• kaist-cp / shakeflow
  ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators (ASPLOS 2023)
  ☆54Updated 7 months ago
• kaist-cp / cs492-uarch
  ☆43Updated 9 months ago
• kaist-cp / memento
  Memento: A Framework for Detectable Recoverability in Persistent Memory (PLDI 2023)
  ☆16Updated 2 years ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆45Updated last month
• vegaluisjose / reticle
  ☆40Updated 3 years ago
• casys-kaist / kev
  KAIST Educational Virtualization
  ☆15Updated 10 months ago
• kaist-cp / rv6
  ☆131Updated 2 years ago
• kaist-cp / kecc-public
  KECC: KAIST Educational C Compiler. IMPORTANT: DON'T FORK!
  ☆169Updated 2 months ago
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated 2 years ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated last month
• circt / arc-tests
  A collection of tests and benchmarks for the Arc simulation backend of CIRCT
  ☆30Updated last week
• aqjune / mlir-tv
  A translation validation framework for MLIR
  ☆88Updated 5 months ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆160Updated 2 months ago
• iscas-tis / ChiRVFormal
  Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.
  ☆14Updated 3 months ago
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• iscas-tis / CHA
  ☆19Updated last year
• pku-liang / Hestia
  ☆17Updated 5 months ago
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆31Updated last week
• hongseok-yang / graduatePL23
  ☆19Updated last year
• mit-plv / hemiola
  A Coq framework to support structural design and proof of hardware cache-coherence protocols
  ☆14Updated 3 years ago
• gussmith23 / glenside
  A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…
  ☆70Updated 3 months ago
• Synthesys-Lab / assassyn
  Asynchronous semantics for architectural simulation and synthesis.
  ☆47Updated 2 weeks ago
• hongseok-yang / logic21
  ☆22Updated 4 years ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆145Updated this week
• euphoric-hardware / rtl-simulation-reading
  ☆17Updated 2 months ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆64Updated last month
• jetafese / btor2mlir
  Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
  ☆15Updated 9 months ago
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆39Updated 5 years ago
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆51Updated last month