kaist-cp / hazardflowLinks
HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!
☆20Updated last year
Alternatives and similar repositories for hazardflow
Users that are interested in hazardflow are comparing it to the libraries listed below
Sorting:
- ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators (ASPLOS 2023)☆56Updated 11 months ago
- ☆43Updated last year
- Memento: A Framework for Detectable Recoverability in Persistent Memory (PLDI 2023)☆18Updated 2 years ago
- A Hardware Pipeline Description Language☆49Updated 5 months ago
- KECC: KAIST Educational C Compiler. IMPORTANT: DON'T FORK!☆176Updated 6 months ago
- KAIST Educational Virtualization☆16Updated last year
- ☆133Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆34Updated 11 months ago
- ☆40Updated 4 years ago
- ☆21Updated this week
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆16Updated 7 months ago
- compiling DSLs to high-level hardware instructions☆23Updated 3 years ago
- FPGA synthesis tool powered by program synthesis☆54Updated 3 weeks ago
- BTOR2 MLIR project☆26Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆33Updated 4 months ago
- Verilog AST☆21Updated 2 years ago
- A core language for rule-based hardware design 🦑☆166Updated 3 weeks ago
- ☆19Updated 2 years ago
- A translation validation framework for MLIR☆90Updated 9 months ago
- ☆17Updated 9 months ago
- Time-sensitive affine types for predictable hardware generation☆147Updated 2 months ago
- CIRC: Concurrent Immediate Reference Counting☆54Updated last year
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆64Updated this week
- ☆19Updated last year
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14Updated 3 years ago
- Tutorial for refinement based verification☆15Updated 2 years ago
- 21st century electronic design automation tools, written in Rust.☆33Updated this week
- ☆55Updated 3 weeks ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆114Updated 2 months ago