kaist-cp / hazardflowLinks
HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!
☆19Updated 11 months ago
Alternatives and similar repositories for hazardflow
Users that are interested in hazardflow are comparing it to the libraries listed below
Sorting:
- ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators (ASPLOS 2023)☆56Updated 9 months ago
- ☆43Updated 11 months ago
- Memento: A Framework for Detectable Recoverability in Persistent Memory (PLDI 2023)☆18Updated 2 years ago
- A Hardware Pipeline Description Language☆49Updated 3 months ago
- ☆40Updated 4 years ago
- KAIST Educational Virtualization☆15Updated last year
- A translation validation framework for MLIR☆89Updated 7 months ago
- KECC: KAIST Educational C Compiler. IMPORTANT: DON'T FORK!☆173Updated 4 months ago
- BTOR2 MLIR project☆26Updated last year
- FPGA synthesis tool powered by program synthesis☆52Updated last month
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆15Updated 5 months ago
- Time-sensitive affine types for predictable hardware generation☆146Updated last week
- compiling DSLs to high-level hardware instructions☆23Updated 3 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- ☆133Updated 2 years ago
- A core language for rule-based hardware design 🦑☆164Updated 3 weeks ago
- The source code to the Voss II Hardware Verification Suite☆56Updated last week
- A enumerator for MLIR, relying on the information given by IRDL.☆19Updated last week
- Verilog AST☆21Updated last year
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆75Updated 3 weeks ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆31Updated 9 months ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆94Updated 2 months ago
- Website for CS 265☆31Updated 10 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆31Updated 2 months ago
- ☆17Updated 7 months ago
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆70Updated 5 months ago
- High level synthesis language for hardware design☆62Updated this week
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14Updated 3 years ago
- ☆19Updated last year
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Updated 2 months ago