HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!
☆21Dec 5, 2024Updated last year
Alternatives and similar repositories for hazardflow
Users that are interested in hazardflow are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆46Nov 20, 2024Updated last year
- ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators (ASPLOS 2023)☆60Jan 23, 2025Updated last year
- ☆40Updated this week
- Memento: A Framework for Detectable Recoverability in Persistent Memory (PLDI 2023)☆21Apr 27, 2023Updated 3 years ago
- 🌘A Higher Contrast Version of the Popular Zenburn Theme for Visual Studio Code☆11Feb 7, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆28Aug 21, 2024Updated 2 years ago
- ☆16Oct 25, 2022Updated 4 years ago
- A tool for formally verifying constant-time software against hardware 🕰️☆17Feb 1, 2025Updated last year
- A Hardware Pipeline Description Language☆60Jul 12, 2025Updated last year
- Repo for Performance Interfaces for Hardware Accelerators.☆21Aug 19, 2025Updated last year
- ☆13Oct 25, 2026Updated last week
- an arithmetic library for OCaml’s native integers☆12Jun 30, 2024Updated 2 years ago
- ☆17Mar 26, 2025Updated last year
- KAIST Educational Virtualization☆16Mar 6, 2026Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Formally proven secure design of the RISC-V core BOOM (Berkeley Out-of-Order Machine) w.r.t. transient execution attacks (e.g., Meltdown …☆15Jan 17, 2025Updated last year
- High level synthesis language for hardware design☆107Updated this week
- A RISC-V TestRIG Verification Engine based on QuickCheck☆12Oct 5, 2026Updated 3 weeks ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆173Sep 17, 2026Updated last month
- An automatic, safe, and concurrent garbage collector for Rust☆19Jul 19, 2026Updated 3 months ago
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- A kind synthetic Euclidean Geometry proof assistant☆45Oct 20, 2026Updated 2 weeks ago
- ☆70Aug 26, 2026Updated 2 months ago
- A Lean-embedded framework to verify Verilog modules☆17Oct 6, 2026Updated 3 weeks ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Verified Verilog Equivalence checker, written and verified in Coq.☆14Oct 20, 2026Updated 2 weeks ago
- UCPC 2022 사이트☆14Apr 15, 2023Updated 3 years ago
- Support for language highlighting of KECC(KAIST Educational C Compiler) IR☆12May 17, 2022Updated 4 years ago
- CTF Writeup☆13Nov 24, 2020Updated 5 years ago
- KECC: KAIST Educational C Compiler. IMPORTANT: DON'T FORK!☆186Apr 14, 2026Updated 6 months ago
- ☆15Aug 19, 2026Updated 2 months ago
- Automatically generate a compiler using equality saturation☆36Apr 3, 2024Updated 2 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆16Aug 30, 2023Updated 3 years ago
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆99Sep 8, 2026Updated last month
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year
- TensorRight: Automated Verification of Tensor Graph Rewrites☆28Oct 3, 2026Updated last month
- ☆16Mar 17, 2026Updated 7 months ago
- Rocq framework to define the semantics of CPU architectures☆40Updated this week
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆232Aug 31, 2020Updated 6 years ago
- Semantic Type Soundness in Lean 4☆19Sep 28, 2026Updated last month
- Top-level repository of ACT Ecosystem☆37Updated this week