kaist-cp / hazardflowView external linksLinks
HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!
☆20Dec 5, 2024Updated last year
Alternatives and similar repositories for hazardflow
Users that are interested in hazardflow are comparing it to the libraries listed below
Sorting:
- ☆44Nov 20, 2024Updated last year
- ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators (ASPLOS 2023)☆57Jan 23, 2025Updated last year
- Memento: A Framework for Detectable Recoverability in Persistent Memory (PLDI 2023)☆19Apr 27, 2023Updated 2 years ago
- ☆23Aug 21, 2024Updated last year
- A Hardware Pipeline Description Language☆49Jul 12, 2025Updated 7 months ago
- Verified Intermediate Representation☆23Updated this week
- HeteroRefactor: Refactoring for Heterogeneous Computing with FPGA☆10Aug 14, 2025Updated 6 months ago
- High level synthesis language for hardware design☆81Dec 24, 2025Updated last month
- ☆17Mar 26, 2025Updated 10 months ago
- Repo for Performance Interfaces for Hardware Accelerators.☆16Aug 19, 2025Updated 5 months ago
- ☆63Jan 8, 2026Updated last month
- KAIST Educational Virtualization☆16Oct 4, 2024Updated last year
- ☆18Jan 2, 2026Updated last month
- Papers, Posters, Presentations, Documentation...☆19Jan 9, 2024Updated 2 years ago
- UCPC 2022 사이트☆14Apr 15, 2023Updated 2 years ago
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆93Updated this week
- KECC: KAIST Educational C Compiler. IMPORTANT: DON'T FORK!☆179Jun 13, 2025Updated 8 months ago
- The Chronos FPGA Framework to accelerate ordered applications☆22May 20, 2020Updated 5 years ago
- CMake based hardware build system☆35Jan 30, 2026Updated 2 weeks ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated 2 weeks ago
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆81Jan 17, 2026Updated 3 weeks ago
- Automatically generate a compiler using equality saturation☆34Apr 3, 2024Updated last year
- This repo stores a more profound view of Computer Architecture: A Quantitative Approach that tells multi-tenancy, virtualize, fine graine…☆29Dec 24, 2025Updated last month
- ☆12Aug 12, 2022Updated 3 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Feb 20, 2024Updated last year
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Feb 18, 2022Updated 3 years ago
- 21st century electronic design automation tools, written in Rust.☆35Updated this week
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆164Nov 20, 2025Updated 2 months ago
- 经典的嵌入式OS - ucos-II 2.52版本全注释，仅供学习交流使用。☆12Oct 16, 2019Updated 6 years ago
- DaisyNFS is an NFS server verified using Dafny and Perennial.☆43Oct 16, 2024Updated last year
- A Progam-Behavior-Guided Far Memory System☆35Oct 26, 2023Updated 2 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- ☆40Sep 17, 2021Updated 4 years ago
- This is an auto-generated repository from the whole source code, without reference solution source codes.☆151Mar 16, 2025Updated 10 months ago
- Rust Implementation of Ethereum Binary Tree EIP-7864☆16Jul 13, 2025Updated 7 months ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆14Feb 26, 2025Updated 11 months ago
- livecoding talk for oscon 2018☆10Jul 18, 2018Updated 7 years ago
- A proof-of-concept formal verification tool for WebAssembly.☆10Mar 3, 2024Updated last year