Alternatives and similar repositories for hazardflow

Users that are interested in hazardflow are comparing it to the libraries listed below

• kaist-cp / shakeflow
  ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators (ASPLOS 2023)
  ☆54Updated 4 months ago
• kaist-cp / cs492-uarch
  ☆40Updated 6 months ago
• kaist-cp / memento
  Memento: A Framework for Detectable Recoverability in Persistent Memory (PLDI 2023)
  ☆16Updated 2 years ago
• casys-kaist / kev
  KAIST Educational Virtualization
  ☆14Updated 8 months ago
• kaist-cp / circ
  CIRC: Concurrent Immediate Reference Counting
  ☆51Updated 6 months ago
• kaist-cp / rv6
  ☆130Updated 2 years ago
• vegaluisjose / reticle
  ☆40Updated 3 years ago
• hongseok-yang / logic21
  ☆22Updated 3 years ago
• kaist-cp / helpdesk
  ☆23Updated 4 years ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆44Updated last year
• prosyslab-classroom / cs424-program-reasoning
  ☆44Updated this week
• snu-csl / pyrisc
  The Educational RISC-V Toolset in Python
  ☆37Updated 2 years ago
• aqjune / mlir-tv
  A translation validation framework for MLIR
  ☆85Updated 2 months ago
• hongseok-yang / graduatePL23
  ☆19Updated last year
• kaist-cp / kecc-public
  KECC: KAIST Educational C Compiler. IMPORTANT: DON'T FORK!
  ☆159Updated last month
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• prosyslab-classroom / cs524-program-analysis
  ☆58Updated this week
• dongjaelee1 / refinement-tutorial
  Tutorial for refinement based verification
  ☆9Updated last year
• kaist-cp / rust-school
  ☆76Updated 6 months ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆25Updated last year
• iscas-tis / riscv-spec-core
  Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.
  ☆14Updated this week
• hongseok-yang / logic23
  ☆15Updated 2 years ago
• uwplse / rake
  compiling DSLs to high-level hardware instructions
  ☆22Updated 2 years ago
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated last year
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated last month
• cucapra / patronus
  work in progress, playing around with btor2 in rust
  ☆11Updated 2 weeks ago
• agile-hw / lectures
  Lectures for the Agile Hardware Design course in Jupyter Notebooks
  ☆94Updated 2 weeks ago
• snu-sf / promising-coq
  The Coq development of A Promising Semantics for Relaxed-Memory Concurrency
  ☆37Updated 7 months ago
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆48Updated 2 weeks ago
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆38Updated 4 years ago