Alternatives and similar repositories for hazardflow

Users that are interested in hazardflow are comparing it to the libraries listed below

• kaist-cp / shakeflow
  ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators (ASPLOS 2023)
  ☆54Updated 5 months ago
• kaist-cp / cs492-uarch
  ☆40Updated 7 months ago
• casys-kaist / kev
  KAIST Educational Virtualization
  ☆15Updated 8 months ago
• kaist-cp / memento
  Memento: A Framework for Detectable Recoverability in Persistent Memory (PLDI 2023)
  ☆16Updated 2 years ago
• kaist-cp / rv6
  ☆130Updated 2 years ago
• kaist-cp / helpdesk
  ☆23Updated 4 years ago
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated last year
• dongjaelee1 / refinement-tutorial
  Tutorial for refinement based verification
  ☆12Updated last year
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆45Updated last year
• hongseok-yang / graduatePL23
  ☆19Updated last year
• kaist-cp / circ
  CIRC: Concurrent Immediate Reference Counting
  ☆52Updated 7 months ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• hongseok-yang / logic23
  ☆15Updated 2 years ago
• prosyslab-classroom / cs424-program-reasoning
  ☆44Updated 3 weeks ago
• hongseok-yang / logic21
  ☆22Updated 4 years ago
• aqjune / mlir-tv
  A translation validation framework for MLIR
  ☆87Updated 3 months ago
• vegaluisjose / reticle
  ☆40Updated 3 years ago
• kaist-cp / kecc-public
  KECC: KAIST Educational C Compiler. IMPORTANT: DON'T FORK!
  ☆163Updated last week
• Synthesys-Lab / assassyn
  Asynchronous semantics for architectural simulation and synthesis.
  ☆34Updated this week
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• mit-plv / hemiola
  A Coq framework to support structural design and proof of hardware cache-coherence protocols
  ☆14Updated 3 years ago
• iscas-tis / CHA
  ☆19Updated 11 months ago
• iscas-tis / riscv-spec-core
  Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.
  ☆14Updated 3 weeks ago
• prosyslab-classroom / cs524-program-analysis
  ☆60Updated 2 weeks ago
• mwillsey / cs265
  Website for CS 265
  ☆29Updated 5 months ago
• uwplse / rake
  compiling DSLs to high-level hardware instructions
  ☆22Updated 2 years ago
• pku-liang / hestia
  ☆15Updated 3 months ago
• daniellustig / riscv-memory-model
  A formalization of the RVWMO (RISC-V) memory model
  ☆33Updated 3 years ago
• heterorefactor / heterorefactor
  HeteroRefactor: Refactoring for Heterogeneous Computing with FPGA
  ☆10Updated 3 years ago
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated 2 months ago