Alternatives and similar repositories for hazardflow

Users that are interested in hazardflow are comparing it to the libraries listed below

• kaist-cp / shakeflow
  ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators (ASPLOS 2023)
  ☆56Updated 10 months ago
• kaist-cp / cs492-uarch
  ☆44Updated last year
• kaist-cp / memento
  Memento: A Framework for Detectable Recoverability in Persistent Memory (PLDI 2023)
  ☆18Updated 2 years ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆49Updated 5 months ago
• casys-kaist / kev
  KAIST Educational Virtualization
  ☆15Updated last year
• kisp-nus / anvil
  ☆16Updated this week
• kaist-cp / rv6
  ☆133Updated 2 years ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• vegaluisjose / reticle
  ☆40Updated 4 years ago
• uwplse / rake
  compiling DSLs to high-level hardware instructions
  ☆23Updated 3 years ago
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated 2 years ago
• iscas-tis / ChiRVFormal
  Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.
  ☆15Updated 6 months ago
• mit-plv / hemiola
  A Coq framework to support structural design and proof of hardware cache-coherence protocols
  ☆14Updated 3 years ago
• pku-liang / Cement
  The Next-gen Language & Compiler Powering Efficient Hardware Design
  ☆34Updated 10 months ago
• aqjune / mlir-tv
  A translation validation framework for MLIR
  ☆89Updated 8 months ago
• kaist-cp / kecc-public
  KECC: KAIST Educational C Compiler. IMPORTANT: DON'T FORK!
  ☆174Updated 5 months ago
• vegaluisjose / vast
  Verilog AST
  ☆21Updated 2 years ago
• jetafese / btor2mlir
  Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
  ☆20Updated 3 months ago
• circt / arc-tests
  A collection of tests and benchmarks for the Arc simulation backend of CIRCT
  ☆33Updated 3 months ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆166Updated this week
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆147Updated last month
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated 2 weeks ago
• pku-liang / Hestia
  ☆17Updated 8 months ago
• iscas-tis / CHA
  ☆19Updated last year
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆52Updated 2 months ago
• Synthesys-Lab / assassyn
  Asynchronous semantics for architectural simulation and synthesis.
  ☆59Updated 2 weeks ago
• UCSBarchlab / owl
  Control Logic Synthesis: Drawing the Rest of the OWL
  ☆13Updated last year
• sgpthomas / comp-gen
  Automatically generate a compiler using equality saturation
  ☆34Updated last year
• agile-hw / lectures
  Lectures for the Agile Hardware Design course in Jupyter Notebooks
  ☆112Updated last month
• hongseok-yang / graduatePL23
  ☆19Updated 2 years ago