kaist-cp / hazardflow
HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!
☆18Updated 5 months ago
Alternatives and similar repositories for hazardflow
Users that are interested in hazardflow are comparing it to the libraries listed below
Sorting:
- ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators (ASPLOS 2023)☆53Updated 3 months ago
- ☆40Updated 5 months ago
- Memento: A Framework for Detectable Recoverability in Persistent Memory (PLDI 2023)☆16Updated 2 years ago
- KAIST Educational Virtualization☆14Updated 7 months ago
- ☆130Updated 2 years ago
- ☆22Updated 3 years ago
- CIRC: Concurrent Immediate Reference Counting☆51Updated 5 months ago
- ☆23Updated 4 years ago
- KECC: KAIST Educational C Compiler. IMPORTANT: DON'T FORK!☆149Updated 2 weeks ago
- ☆43Updated 3 weeks ago
- Verilog AST☆21Updated last year
- ☆40Updated 3 years ago
- A Hardware Pipeline Description Language☆44Updated last year
- A translation validation framework for MLIR☆81Updated last month
- ☆58Updated 3 weeks ago
- The Educational RISC-V Toolset in Python☆37Updated 2 years ago
- BTOR2 MLIR project☆25Updated last year
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- ☆19Updated last year
- ☆15Updated last year
- The source code to the Voss II Hardware Verification Suite☆56Updated 3 weeks ago
- 컴퓨터 신기술 특강☆10Updated last year
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆13Updated 3 years ago
- 21st century electronic design automation tools, written in Rust.☆30Updated 2 weeks ago
- FPGA synthesis tool powered by program synthesis☆46Updated last week
- Being a full-stack hacker, RISCV, LLVM, and more.☆17Updated 3 years ago
- PolyGen is a code generator for the polyhedral model, written and proved in Coq.☆10Updated 4 years ago
- compiling DSLs to high-level hardware instructions☆22Updated 2 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆14Updated 5 months ago
- Asynchronous semantics for architectural simulation and synthesis.☆24Updated this week