kaist-cp / hazardflow
HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!
☆17Updated 4 months ago
Alternatives and similar repositories for hazardflow:
Users that are interested in hazardflow are comparing it to the libraries listed below
- ☆40Updated 5 months ago
- ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators (ASPLOS 2023)☆51Updated 2 months ago
- Memento: A Framework for Detectable Recoverability in Persistent Memory (PLDI 2023)☆16Updated last year
- KAIST Educational Virtualization☆14Updated 6 months ago
- ☆23Updated 4 years ago
- ☆130Updated 2 years ago
- ☆43Updated this week
- ☆22Updated 3 years ago
- KECC: KAIST Educational C Compiler. IMPORTANT: DON'T FORK!☆145Updated last week
- A Hardware Pipeline Description Language☆43Updated last year
- ☆19Updated last year
- CIRC: Concurrent Immediate Reference Counting☆51Updated 5 months ago
- ☆58Updated this week
- ☆15Updated last year
- 컴퓨터 신기술 특강☆10Updated last year
- ☆40Updated 3 years ago
- ☆76Updated 5 months ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- Verilog AST☆21Updated last year
- 21st century electronic design automation tools, written in Rust.☆29Updated this week
- The Educational RISC-V Toolset in Python☆37Updated 2 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆13Updated 2 years ago
- RISCV Core written in Calyx☆16Updated 8 months ago
- A translation validation framework for MLIR☆81Updated last month
- ☆15Updated 2 years ago
- Support for language highlighting of KECC(KAIST Educational C Compiler) IR☆11Updated 2 years ago
- FPGA synthesis tool powered by program synthesis☆41Updated this week
- compiling DSLs to high-level hardware instructions☆22Updated 2 years ago
- This repository is texification of lecture note of CS520, Theory of Programming Language, 2019 Fall in KAIST.☆7Updated 4 years ago
- BTOR2 MLIR project☆25Updated last year