An example of on-boarding a PIO block in with duh and wake
☆12Nov 18, 2020Updated 5 years ago
Alternatives and similar repositories for block-pio-sifive
Users that are interested in block-pio-sifive are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- 👾 Design ∪ Hardware☆79Jul 1, 2026Updated 2 weeks ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆15Aug 30, 2023Updated 2 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- Workspace Integration Tool☆23Nov 6, 2020Updated 5 years ago
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- PipeProof☆11Dec 18, 2019Updated 6 years ago
- (System)Verilog to Chisel translator☆121May 20, 2022Updated 4 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- The home of the Chisel3 website☆21May 24, 2024Updated 2 years ago
- 🔁 elastic circuit toolchain☆33Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆165Jan 25, 2024Updated 2 years ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Jan 2, 2019Updated 7 years ago
- For contributions of Chisel IP to the chisel community.☆74Nov 7, 2024Updated last year
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated 2 years ago
- The SiFive wake build tool☆94Updated this week
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆65Jun 27, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 7 months ago
- ☆27Sep 3, 2020Updated 5 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- A linker script generator for SiFive's Freedom platform☆32Nov 15, 2021Updated 4 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆248Apr 29, 2024Updated 2 years ago
- Apio examples☆38Updated this week
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated 10 months ago
- Network components (NIC, Switch) for FireBox☆19Oct 27, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Common RTL blocks used in SiFive's projects☆193May 13, 2022Updated 4 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆28Aug 10, 2020Updated 5 years ago
- My MEng thesis code - verifying a security property for an SoC with Rosette☆17Jun 9, 2021Updated 5 years ago
- Original RISC-V 1.0 implementation. Not supported.☆44Oct 4, 2018Updated 7 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆28Nov 26, 2025Updated 7 months ago
- Papers, Posters, Presentations, Documentation...☆20Jan 9, 2024Updated 2 years ago
- A teaching-focused RISC-V CPU design used at UC Davis☆155Feb 5, 2023Updated 3 years ago