sifive / block-pio-sifive
An example of on-boarding a PIO block in with duh and wake
☆12Updated 4 years ago
Alternatives and similar repositories for block-pio-sifive:
Users that are interested in block-pio-sifive are comparing it to the libraries listed below
- A coverage library for Chisel designs☆11Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆34Updated 2 years ago
- Useful utilities for BAR projects☆31Updated last year
- ☆13Updated 4 years ago
- A DMA Controller for RISCV CPUs☆14Updated 9 years ago
- Wrapper for ETH Ariane Core☆19Updated 6 months ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆26Updated 5 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆15Updated 5 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆20Updated last week
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 2 years ago
- ☆21Updated 7 years ago
- Wake build descriptions of hardware generators☆12Updated 4 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆23Updated 5 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- A Rocket-based RISC-V superscalar in-order core☆29Updated 2 weeks ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆52Updated 4 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆12Updated this week
- Simple UVM environment for experimenting with Verilator.☆17Updated last month
- ☆26Updated 4 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- RTL blocks compatible with the Rocket Chip Generator☆14Updated 7 months ago
- Advanced Debug Interface☆13Updated 3 weeks ago
- Simple MIDAS Examples☆12Updated 6 years ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆11Updated 4 years ago
- The home of the Chisel3 website☆20Updated 8 months ago
- A vector processor implemented in Chisel☆21Updated 10 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆19Updated 3 years ago
- Implementation of low-level hardware arithmatic operations in Chisel☆8Updated 5 years ago