pku-liang / HestiaLinks
☆17Updated 6 months ago
Alternatives and similar repositories for Hestia
Users that are interested in Hestia are comparing it to the libraries listed below
Sorting:
- ☆47Updated 9 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆30Updated 9 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 4 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- A hardware synthesis framework with multi-level paradigm☆41Updated 9 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆41Updated 4 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆51Updated 2 years ago
- Asynchronous semantics for architectural simulation and synthesis.☆53Updated this week
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆29Updated last year
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆22Updated last year
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆25Updated 10 months ago
- ☆17Updated 4 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated 2 weeks ago
- ☆20Updated 4 months ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- EQueue Dialect☆40Updated 3 years ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆53Updated 2 months ago
- ☆59Updated 7 months ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆23Updated last year
- ☆16Updated 2 years ago
- CGRA framework with vectorization support.☆35Updated this week
- ☆32Updated 11 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆32Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆31Updated 2 months ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated last year
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆14Updated 4 months ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆43Updated 9 months ago
- ☆26Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago