pku-liang / HestiaView external linksLinks
☆17Mar 26, 2025Updated 10 months ago
Alternatives and similar repositories for Hestia
Users that are interested in Hestia are comparing it to the libraries listed below
Sorting:
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- Using e-graphs for logic synthesis (ICCAD'25)☆32Updated this week
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- ☆52Jan 16, 2025Updated last year
- A unified programming framework for high and portable performance across FPGAs and GPUs☆11Mar 23, 2025Updated 10 months ago
- ☆13May 8, 2025Updated 9 months ago
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated 2 months ago
- ☆11Dec 23, 2025Updated last month
- MAGIS: Memory Optimization via Coordinated Graph Transformation and Scheduling for DNN (ASPLOS'24)☆56May 29, 2024Updated last year
- Open-source AI acceleration on FPGA: from ONNX to RTL☆48Jan 5, 2026Updated last month
- A retargetable and extensible synthesis-based compiler for modern hardware architectures☆17Nov 20, 2025Updated 2 months ago
- MICRO 2024 Evaluation Artifact for FuseMax☆16Aug 26, 2024Updated last year
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- ☆17Oct 7, 2025Updated 4 months ago
- jyy os enhanced☆13Jul 10, 2025Updated 7 months ago
- CASS: Nvidia to AMD Transpilation with Data, Models, and Benchmark☆34Jun 24, 2025Updated 7 months ago
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆16Jan 8, 2026Updated last month
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆28Feb 10, 2026Updated last week
- MLIR backend for optimising graph algorithms☆17Mar 30, 2024Updated last year
- ☆16Oct 25, 2022Updated 3 years ago
- WaferLLM: Large Language Model Inference at Wafer Scale☆88Jan 7, 2026Updated last month
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!☆20Dec 5, 2024Updated last year
- Automatic solver for plane geometry problems.☆23Feb 5, 2026Updated last week
- Egraphs Modulo Theories☆18Jun 10, 2025Updated 8 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Jan 11, 2026Updated last month
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 8 months ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆164Updated this week
- ArkVale: Efficient Generative LLM Inference with Recallable Key-Value Eviction (NIPS'24)☆53Dec 17, 2024Updated last year
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- The Scala parser to parse riscv/riscv-opcodes generate☆24Jan 21, 2026Updated 3 weeks ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Apr 17, 2016Updated 9 years ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- Xiangshan deterministic workloads generator☆24May 14, 2025Updated 9 months ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated 11 months ago
- A hardware synthesis framework with multi-level paradigm☆44Jan 10, 2025Updated last year
- EQueue Dialect☆42Feb 3, 2022Updated 4 years ago
- A Hardware Pipeline Description Language☆49Jul 12, 2025Updated 7 months ago
- ☆19Jul 12, 2024Updated last year