☆88Mar 5, 2024Updated 2 years ago
Alternatives and similar repositories for dynamatic
Users that are interested in dynamatic are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DASS HLS Compiler☆30Oct 4, 2023Updated 3 years ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆213Updated this week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆56Jul 17, 2023Updated 3 years ago
- PandA-bambu public repository☆359Updated this week
- Polyhedral High-Level Synthesis in MLIR☆35Mar 17, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Stencil with Optimized Dataflow Architecture☆18Feb 27, 2024Updated 2 years ago
- A scalable High-Level Synthesis framework on MLIR☆306May 15, 2024Updated 2 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆101Jan 29, 2026Updated 9 months ago
- ☆63Aug 4, 2023Updated 3 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆175Nov 7, 2023Updated 2 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆130Jun 11, 2024Updated 2 years ago
- ☆11Feb 27, 2025Updated last year
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆63Mar 17, 2022Updated 4 years ago
- Polyhedral Compilation tool for High Level Synthesis.☆11May 13, 2014Updated 12 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆16Oct 25, 2022Updated 4 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 4 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆14Aug 18, 2017Updated 9 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆345Apr 20, 2024Updated 2 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆138Apr 1, 2020Updated 6 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- Bridging polyhedral analysis tools to the MLIR framework☆118Sep 9, 2023Updated 3 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆134Dec 20, 2022Updated 3 years ago
- Build Customized FPGA Implementations for Vivado☆395Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 5 years ago
- HeteroCL-MLIR dialect for accelerator design☆43Sep 18, 2024Updated 2 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- Try the active community-maintained version with binary releases at https://github.com/tuna/tapa . This is the UCLA publication version.☆194Aug 11, 2026Updated 2 months ago
- The Shang high-level synthesis framework☆120May 29, 2014Updated 12 years ago
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆99Sep 8, 2026Updated last month
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆69Oct 9, 2024Updated 2 years ago
- Vitis HLS LLVM source code and examples☆418Aug 4, 2026Updated 2 months ago
- A hardware synthesis framework with multi-level paradigm☆46Jan 10, 2025Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆17Feb 3, 2023Updated 3 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- Allo Accelerator Design and Programming Framework (PLDI'24)☆414Oct 12, 2026Updated 3 weeks ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆78Dec 19, 2025Updated 10 months ago
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆35Nov 12, 2024Updated last year
- Time-sensitive affine types for predictable hardware generation☆152Jan 5, 2026Updated 9 months ago
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆38Oct 20, 2020Updated 6 years ago