lana555 / dynamaticLinks
☆87Updated last year
Alternatives and similar repositories for dynamatic
Users that are interested in dynamatic are comparing it to the libraries listed below
Sorting:
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- DASS HLS Compiler☆29Updated last year
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- ☆58Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆135Updated 2 months ago
- ☆59Updated last week
- Benchmarks for Accelerator Design and Customized Architectures☆129Updated 5 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- CGRA Compilation Framework☆86Updated 2 years ago
- Next generation CGRA generator☆113Updated 3 weeks ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆155Updated 2 years ago
- A hardware synthesis framework with multi-level paradigm☆40Updated 7 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆174Updated last week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last week
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated last month
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆60Updated 10 months ago
- ☆49Updated last month
- An integrated CGRA design framework☆90Updated 5 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- A DSL for Systolic Arrays☆80Updated 6 years ago
- ☆15Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- CGRA framework with vectorization support.☆34Updated last week
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated last month
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆42Updated 3 months ago