lana555 / dynamaticLinks
☆86Updated last year
Alternatives and similar repositories for dynamatic
Users that are interested in dynamatic are comparing it to the libraries listed below
Sorting:
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆73Updated 2 weeks ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- CGRA framework with vectorization support.☆32Updated this week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆132Updated last week
- Benchmarks for Accelerator Design and Customized Architectures☆124Updated 5 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆153Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- An Open-Hardware CGRA for accelerated computation on the edge.☆28Updated 9 months ago
- CGRA Compilation Framework☆84Updated last year
- ☆45Updated 3 weeks ago
- ☆59Updated this week
- DASS HLS Compiler☆29Updated last year
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- An integrated CGRA design framework☆89Updated 3 months ago
- ☆58Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 8 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆72Updated 6 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- Public release☆52Updated 5 years ago
- Next generation CGRA generator☆111Updated this week
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆36Updated last month
- An Open-Source Tool for CGRA Accelerators☆67Updated 2 months ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆172Updated this week
- ☆15Updated 2 years ago
- Project repo for the POSH on-chip network generator☆46Updated 3 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- ☆15Updated 3 years ago