Intermediate Language (IL) for Hardware Accelerator Generators
☆615Sep 14, 2026Updated this week
Alternatives and similar repositories for calyx
Users that are interested in calyx are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Time-sensitive affine types for predictable hardware generation☆152Jan 5, 2026Updated 8 months ago
- Circuit IR Compilers and Tools☆2,239Updated this week
- Fearless hardware design☆209Jul 23, 2026Updated last month
- Low Level Hardware Description — A foundation for building hardware design tools.☆437Apr 20, 2022Updated 4 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆56Jul 17, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Hardware Pipeline Description Language☆60Jul 12, 2025Updated last year
- generating hardware accelerators for pangenomic graph queries☆45Jul 1, 2026Updated 2 months ago
- A core language for rule-based hardware design 🦑☆184Dec 10, 2025Updated 9 months ago
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- XLS: Accelerated HW Synthesis☆1,897Updated this week
- ☆39Sep 17, 2021Updated 5 years ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 3 weeks ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆340Apr 20, 2024Updated 2 years ago
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆97Sep 8, 2026Updated last week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆467Sep 10, 2026Updated last week
- Verilog AST☆19Dec 2, 2023Updated 2 years ago
- A polyhedral compiler for hardware accelerators☆59Jul 24, 2024Updated 2 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆291Jun 2, 2024Updated 2 years ago
- ☆106Jun 27, 2022Updated 4 years ago
- magma circuits☆264Oct 19, 2024Updated last year
- Hardware Description Languages☆1,171Jul 9, 2026Updated 2 months ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated 2 years ago
- PandA-bambu public repository☆352Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆82Feb 7, 2025Updated last year
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆29Updated this week
- egg is a flexible, high-performance e-graph library☆1,833Jul 19, 2026Updated last month
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆241Updated this week
- AutoSA: Polyhedral-Based Systolic Array Compiler☆246Dec 8, 2022Updated 3 years ago
- A scalable High-Level Synthesis framework on MLIR☆303May 15, 2024Updated 2 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆681Sep 8, 2026Updated last week
- Vitis HLS LLVM source code and examples☆416Aug 4, 2026Updated last month
- C/C++ frontend for MLIR. Also features polyhedral optimizations, parallel optimizations, and more!☆624Jun 19, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,430Sep 10, 2026Updated last week
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year
- Verified graph rewriting (for dataflow circuits).☆28Jul 15, 2026Updated 2 months ago
- Bridging polyhedral analysis tools to the MLIR framework☆118Sep 9, 2023Updated 3 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 3 months ago
- high-performance RTL simulator☆196Aug 4, 2026Updated last month
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆302Sep 2, 2026Updated 2 weeks ago