Alternatives and similar repositories for calyx:

Users that are interested in calyx are comparing it to the libraries listed below

• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆411Updated 3 years ago
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆256Updated last year
• cucapra / filament
  Fearless hardware design
  ☆175Updated last week
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆143Updated 9 months ago
• riscv / sail-riscv
  Sail RISC-V model
  ☆534Updated last week
• bespoke-silicon-group / bsg_manycore
  Tile based architecture designed for computing efficiency, scalability and generality
  ☆252Updated this week
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆162Updated 3 months ago
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆223Updated last year
• veryl-lang / veryl
  Veryl: A Modern Hardware Description Language
  ☆622Updated this week
• rems-project / sail
  Sail architecture definition language
  ☆726Updated this week
• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆386Updated 6 months ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆151Updated 6 months ago
• ucb-bar / berkeley-hardfloat
  ☆322Updated 7 months ago
• masc-ucsc / livehd
  Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
  ☆222Updated this week
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆229Updated 5 months ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆488Updated 2 months ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆386Updated 4 months ago
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆366Updated last year
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆698Updated 2 months ago
• phanrahan / magma
  magma circuits
  ☆260Updated 6 months ago
• pulp-platform / mempool
  A 256-RISC-V-core system with low-latency access into shared L1 memory.
  ☆290Updated last week
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆295Updated this week
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆926Updated this week
• pymtl / pymtl3
  Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework
  ☆409Updated this week
• chipsalliance / t1
  The highest performace Cray-like RISC-V Vector in the world.
  ☆265Updated this week
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆184Updated 2 months ago
• shioyadan / Konata
  Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…
  ☆449Updated last year
• ucb-bar / chiseltest
  The batteries-included testing and formal verification library for Chisel-based RTL designs.
  ☆233Updated 8 months ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆688Updated last week
• IntelLabs / riscv-vector
  Vector Acceleration IP core for RISC-V*
  ☆177Updated 3 weeks ago