Intermediate Language (IL) for Hardware Accelerator Generators
☆608Jul 30, 2026Updated this week
Alternatives and similar repositories for calyx
Users that are interested in calyx are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Time-sensitive affine types for predictable hardware generation☆153Jan 5, 2026Updated 6 months ago
- Circuit IR Compilers and Tools☆2,209Updated this week
- Fearless hardware design☆205Jul 23, 2026Updated last week
- Low Level Hardware Description — A foundation for building hardware design tools.☆434Apr 20, 2022Updated 4 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆55Jul 17, 2023Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A Hardware Pipeline Description Language☆59Jul 12, 2025Updated last year
- generating hardware accelerators for pangenomic graph queries☆45Jul 1, 2026Updated last month
- A core language for rule-based hardware design 🦑☆179Dec 10, 2025Updated 7 months ago
- XLS: Accelerated HW Synthesis☆1,805Updated this week
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated last year
- ☆40Sep 17, 2021Updated 4 years ago
- A collection of datapath circuit design and verification benchmarks☆19Jul 9, 2026Updated 3 weeks ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆338Apr 20, 2024Updated 2 years ago
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆97Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆461Jul 2, 2026Updated 3 weeks ago
- Allo Accelerator Design and Programming Framework (PLDI'24)☆398Updated this week
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- A polyhedral compiler for hardware accelerators☆59Jul 24, 2024Updated 2 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆291Jun 2, 2024Updated 2 years ago
- ☆106Jun 27, 2022Updated 4 years ago
- magma circuits☆265Oct 19, 2024Updated last year
- Hardware Description Languages☆1,163Jul 9, 2026Updated 3 weeks ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- PandA-bambu public repository☆348Updated this week
- ☆82Feb 7, 2025Updated last year
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆28Jul 24, 2026Updated last week
- egg is a flexible, high-performance e-graph library☆1,793Jul 19, 2026Updated last week
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆239Updated this week
- AutoSA: Polyhedral-Based Systolic Array Compiler☆243Dec 8, 2022Updated 3 years ago
- A scalable High-Level Synthesis framework on MLIR☆298May 15, 2024Updated 2 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆676Jul 7, 2026Updated 3 weeks ago
- Vitis HLS LLVM source code and examples☆412Jul 21, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- C/C++ frontend for MLIR. Also features polyhedral optimizations, parallel optimizations, and more!☆622Jun 19, 2025Updated last year
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,428Jun 18, 2026Updated last month
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆39Jan 16, 2025Updated last year
- Verified graph rewriting (for dataflow circuits).☆26Jul 15, 2026Updated 2 weeks ago
- Bridging polyhedral analysis tools to the MLIR framework☆119Sep 9, 2023Updated 2 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆478Jun 10, 2026Updated last month
- high-performance RTL simulator☆195Jul 22, 2026Updated last week