Alternatives and similar repositories for calyx

Users that are interested in calyx are comparing it to the libraries listed below

• cucapra / filament
  Fearless hardware design
  ☆176Updated last month
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆415Updated 3 years ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆143Updated 10 months ago
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆259Updated last year
• riscv / sail-riscv
  Sail RISC-V model
  ☆552Updated this week
• rems-project / sail
  Sail architecture definition language
  ☆735Updated this week
• bespoke-silicon-group / bsg_manycore
  Tile based architecture designed for computing efficiency, scalability and generality
  ☆257Updated 2 weeks ago
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆163Updated 4 months ago
• chipsalliance / t1
  The highest performace Cray-like RISC-V Vector in the world.
  ☆271Updated this week
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆224Updated last year
• veryl-lang / veryl
  Veryl: A Modern Hardware Description Language
  ☆643Updated this week
• xdslproject / xdsl
  A Python Compiler Design Toolkit
  ☆352Updated this week
• lowRISC / riscv-llvm
  RISC-V support for LLVM projects (LLVM, Clang, ...)
  ☆267Updated 10 months ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆154Updated 7 months ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆186Updated 3 weeks ago
• EPFL-LAP / dynamatic
  DHLS (Dynamic High-Level Synthesis) compiler based on MLIR
  ☆115Updated this week
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆304Updated 2 weeks ago
• llvm / Polygeist
  C/C++ frontend for MLIR. Also features polyhedral optimizations, parallel optimizations, and more!
  ☆545Updated this week
• ucsc-vama / essent
  high-performance RTL simulator
  ☆159Updated 11 months ago
• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆388Updated 7 months ago
• sampsyo / bril
  an educational compiler intermediate representation
  ☆668Updated last week
• Xilinx / mlir-aie
  An MLIR-based toolchain for AMD AI Engine-enabled devices.
  ☆405Updated this week
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆211Updated last year
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆368Updated last year
• llvm / circt
  Circuit IR Compilers and Tools
  ☆1,829Updated this week
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆931Updated last week
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆1,015Updated 3 weeks ago
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆438Updated 3 months ago
• google / xls
  XLS: Accelerated HW Synthesis
  ☆1,291Updated this week
• phanrahan / magma
  magma circuits
  ☆261Updated 7 months ago