Alternatives and similar repositories for calyx

Users that are interested in calyx are comparing it to the libraries listed below

• cucapra / filament
  Fearless hardware design
  ☆187Updated 5 months ago
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆426Updated 3 years ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆148Updated 3 weeks ago
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆265Updated 6 months ago
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆218Updated last week
• bespoke-silicon-group / bsg_manycore
  Tile based architecture designed for computing efficiency, scalability and generality
  ☆275Updated 2 weeks ago
• riscv / sail-riscv
  Sail RISC-V model
  ☆649Updated last week
• rems-project / sail
  Sail architecture definition language
  ☆832Updated this week
• EPFL-LAP / dynamatic
  DHLS (Dynamic High-Level Synthesis) compiler based on MLIR
  ☆160Updated this week
• chipsalliance / t1
  ☆308Updated last week
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆170Updated last month
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆228Updated 2 years ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆193Updated last month
• veryl-lang / veryl
  Veryl: A Modern Hardware Description Language
  ☆868Updated this week
• shioyadan / Konata
  Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…
  ☆509Updated last year
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆216Updated last year
• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆403Updated 3 months ago
• ucsc-vama / essent
  high-performance RTL simulator
  ☆185Updated last year
• lowRISC / riscv-llvm
  RISC-V support for LLVM projects (LLVM, Clang, ...)
  ☆276Updated last year
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆515Updated last year
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆1,071Updated this week
• microsoft / kanagawa
  High level synthesis language for hardware design
  ☆80Updated last month
• pulp-platform / mempool
  A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.
  ☆312Updated 2 weeks ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆343Updated this week
• pc2 / sus-compiler
  A new Hardware Design Language that keeps you in the driver's seat
  ☆122Updated this week
• NVlabs / GEM
  Open-source RTL logic simulator with CUDA acceleration
  ☆254Updated 3 months ago
• phanrahan / magma
  magma circuits
  ☆264Updated last year
• stanford-ppl / spatial
  Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"
  ☆289Updated last year
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆176Updated last week
• ucb-bar / berkeley-hardfloat
  ☆365Updated 4 months ago