calyxir / calyx

Related projects: ⓘ

• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆392Updated 2 years ago
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆246Updated 11 months ago
• cucapra / filament
  Fearless hardware design
  ☆138Updated last week
• riscv / sail-riscv
  Sail RISC-V model
  ☆428Updated this week
• rems-project / sail
  Sail architecture definition language
  ☆587Updated this week
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆128Updated 2 months ago
• shioyadan / Konata
  Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…
  ☆383Updated 5 months ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆161Updated 3 weeks ago
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆218Updated 9 months ago
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆148Updated last week
• lowRISC / riscv-llvm
  RISC-V support for LLVM projects (LLVM, Clang, ...)
  ☆247Updated last month
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆926Updated last week
• bespoke-silicon-group / bsg_manycore
  Tile based architecture designed for computing efficiency, scalability and generality
  ☆223Updated 3 weeks ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆138Updated this week
• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆380Updated 7 months ago
• pulp-platform / mempool
  A 256-RISC-V-core system with low-latency access into shared L1 memory.
  ☆262Updated this week
• phanrahan / magma
  magma circuits
  ☆242Updated 3 months ago
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆203Updated 5 months ago
• sampsyo / bril
  an educational compiler intermediate representation
  ☆556Updated 2 weeks ago
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆210Updated last week
• llvm / circt
  Circuit IR Compilers and Tools
  ☆1,622Updated this week
• riscvarchive / riscv-code-size-reduction
  ☆150Updated 6 months ago
• veryl-lang / veryl
  Veryl: A Modern Hardware Description Language
  ☆476Updated this week
• Xilinx / mlir-aie
  An MLIR-based toolchain for AMD AI Engine-enabled devices.
  ☆283Updated this week
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆237Updated this week
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆350Updated 11 months ago
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆861Updated this week
• llvm / Polygeist
  C/C++ frontend for MLIR. Also features polyhedral optimizations, parallel optimizations, and more!
  ☆466Updated 3 weeks ago
• UIUC-ChenLab / scalehls
  A scalable High-Level Synthesis framework on MLIR
  ☆217Updated 4 months ago
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆720Updated 3 weeks ago