Intermediate Language (IL) for Hardware Accelerator Generators
☆612Aug 19, 2026Updated last week
Alternatives and similar repositories for calyx
Users that are interested in calyx are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Time-sensitive affine types for predictable hardware generation☆152Jan 5, 2026Updated 7 months ago
- Circuit IR Compilers and Tools☆2,229Updated this week
- Fearless hardware design☆209Jul 23, 2026Updated last month
- Low Level Hardware Description — A foundation for building hardware design tools.☆437Apr 20, 2022Updated 4 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆56Jul 17, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Hardware Pipeline Description Language☆60Jul 12, 2025Updated last year
- generating hardware accelerators for pangenomic graph queries☆45Jul 1, 2026Updated last month
- A core language for rule-based hardware design 🦑☆184Dec 10, 2025Updated 8 months ago
- XLS: Accelerated HW Synthesis☆1,844Updated this week
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated last year
- ☆40Sep 17, 2021Updated 4 years ago
- A collection of datapath circuit design and verification benchmarks☆19Updated this week
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆338Apr 20, 2024Updated 2 years ago
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆97Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆465Jul 2, 2026Updated last month
- Allo Accelerator Design and Programming Framework (PLDI'24)☆407Updated this week
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- A polyhedral compiler for hardware accelerators☆59Jul 24, 2024Updated 2 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆291Jun 2, 2024Updated 2 years ago
- ☆106Jun 27, 2022Updated 4 years ago
- magma circuits☆265Oct 19, 2024Updated last year
- Hardware Description Languages☆1,169Jul 9, 2026Updated last month
- Flexible Intermediate Representation for RTL☆747Aug 20, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- PandA-bambu public repository☆350Updated this week
- ☆82Feb 7, 2025Updated last year
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆29Updated this week
- egg is a flexible, high-performance e-graph library☆1,823Jul 19, 2026Updated last month
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆240Updated this week
- AutoSA: Polyhedral-Based Systolic Array Compiler☆243Dec 8, 2022Updated 3 years ago
- A scalable High-Level Synthesis framework on MLIR☆301May 15, 2024Updated 2 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- Vitis HLS LLVM source code and examples☆414Aug 4, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- C/C++ frontend for MLIR. Also features polyhedral optimizations, parallel optimizations, and more!☆626Jun 19, 2025Updated last year
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,430Updated this week
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year
- Verified graph rewriting (for dataflow circuits).☆27Jul 15, 2026Updated last month
- Bridging polyhedral analysis tools to the MLIR framework☆119Sep 9, 2023Updated 2 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆481Jun 10, 2026Updated 2 months ago
- high-performance RTL simulator☆195Aug 4, 2026Updated 3 weeks ago