☆33Aug 5, 2026Updated 3 weeks ago
Alternatives and similar repositories for anvil
Users that are interested in anvil are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ACToR is a powerful, automated, and simple program translation framework.☆17May 20, 2026Updated 3 months ago
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!☆21Dec 5, 2024Updated last year
- ☆17Mar 26, 2025Updated last year
- A Hardware Pipeline Description Language☆60Jul 12, 2025Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A fork of Yosys that integrates the CellIFT pass☆14Apr 21, 2026Updated 4 months ago
- A programming language for writing constraint-based integrated circuit layout generators☆17Updated this week
- A POSIX Filesystem for Enclaves with a Mechanized Safety Proof☆17Sep 20, 2019Updated 6 years ago
- A tool for formally verifying constant-time software against hardware 🕰️☆16Feb 1, 2025Updated last year
- ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators (ASPLOS 2023)☆59Jan 23, 2025Updated last year
- 21st century electronic design automation tools, written in Rust.☆37Aug 26, 2026Updated last week
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated last week
- High level synthesis language for hardware design☆106Updated this week
- ☆18Jul 12, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆16Oct 25, 2022Updated 3 years ago
- A core language for rule-based hardware design 🦑☆184Dec 10, 2025Updated 8 months ago
- A Lean-embedded framework to verify Verilog modules☆15Aug 15, 2026Updated 2 weeks ago
- [ASPLOS 2026, Best Paper Honorable Mention] Highly Automated Verification of Security Properties for Unmodified System Software☆20Aug 25, 2026Updated last week
- Rust bindings for CIRCT☆18Apr 20, 2024Updated 2 years ago
- Formally proven secure design of the RISC-V core BOOM (Berkeley Out-of-Order Machine) w.r.t. transient execution attacks (e.g., Meltdown …☆15Jan 17, 2025Updated last year
- Reticle evaluation (PLDI 2021)☆12Apr 12, 2021Updated 5 years ago
- Repo for Performance Interfaces for Hardware Accelerators.☆20Aug 19, 2025Updated last year
- Top-level repository of ACT Ecosystem☆28Jun 8, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Dynamic Analysis for Concurrent Programs☆33Aug 8, 2026Updated 3 weeks ago
- Egraphs Modulo Theories☆20Jun 10, 2025Updated last year
- Fearless hardware design☆209Jul 23, 2026Updated last month
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆169May 26, 2026Updated 3 months ago
- All the tools you need to reproduce the CellIFT paper experiments☆24Feb 11, 2025Updated last year
- TAIDL: Tensor Accelerator ISA Definition Language☆19Apr 28, 2026Updated 4 months ago
- A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏☆42Nov 29, 2025Updated 9 months ago
- Verified graph rewriting (for dataflow circuits).☆27Jul 15, 2026Updated last month
- ☆18Mar 11, 2026Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- OHIE - Blockchain scaling☆34Dec 30, 2020Updated 5 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Jul 2, 2026Updated 2 months ago
- ☆36Mar 31, 2025Updated last year
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆20Jan 17, 2026Updated 7 months ago
- Automated Controller Synthesis☆15Jun 27, 2018Updated 8 years ago
- RTLCheck☆26Oct 9, 2018Updated 7 years ago
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆18Feb 3, 2026Updated 6 months ago