☆22Feb 25, 2026Updated last week
Alternatives and similar repositories for anvil
Users that are interested in anvil are comparing it to the libraries listed below
Sorting:
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- A Hardware Pipeline Description Language☆57Jul 12, 2025Updated 7 months ago
- Reticle evaluation (PLDI 2021)☆12Apr 12, 2021Updated 4 years ago
- My notes on Linux Kernel working for LFX Linux Kernel Bug Fixing 2024☆15Nov 12, 2024Updated last year
- High level synthesis language for hardware design☆80Updated this week
- A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spad…☆47Feb 24, 2026Updated last week
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!☆21Dec 5, 2024Updated last year
- ☆22Dec 2, 2022Updated 3 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆24Feb 11, 2025Updated last year
- ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators (ASPLOS 2023)☆57Jan 23, 2025Updated last year
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏☆40Nov 29, 2025Updated 3 months ago
- A Rust hashconsing library.☆38Jul 15, 2024Updated last year
- ☆40Feb 11, 2026Updated 3 weeks ago
- 21st century electronic design automation tools, written in Rust.☆36Feb 23, 2026Updated last week
- Easy SMT solver interaction☆34Feb 3, 2026Updated last month
- high abstraction synthesis☆14Apr 8, 2024Updated last year
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- ☆11May 12, 2025Updated 9 months ago
- Analyze experimental data with Programming by Navigation☆17Feb 24, 2026Updated last week
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- P4Control: Line-Rate Cross-Host Attack Prevention via In-Network Information Flow Control Enabled by Programmable Switches and eBPF☆11May 20, 2024Updated last year
- A new extraction system from Rocq to functional-style, memory-safe, thread-safe, readable, valid, performant, and modern C++.☆107Updated this week
- A OCaml generator for well-typed terms (that use their arguments).☆11Feb 22, 2025Updated last year
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12May 24, 2019Updated 6 years ago
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆16Updated this week
- Towards Hardware and Software Continuous Integration☆13Jun 8, 2020Updated 5 years ago
- Security tools and resources☆11Dec 29, 2018Updated 7 years ago
- A WIP compiler for a functional language. Very incomplete!☆16Nov 6, 2021Updated 4 years ago
- Syng: A syntactic approach to concurrent separation logic with propositional ghost state, fully mechanized in Agda☆12Nov 18, 2022Updated 3 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 3 years ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆17Oct 22, 2025Updated 4 months ago
- LaTeX package to Do The Right Thing☆13Sep 8, 2021Updated 4 years ago
- LEC - Logic Equivalence Checking - Formal Verification☆33Updated this week
- Iodine: Verifying Constant-Time Execution of Hardware☆15Mar 29, 2021Updated 4 years ago
- A Z80 CPU implemented in Chisel.☆11Sep 20, 2020Updated 5 years ago
- ☆11May 21, 2021Updated 4 years ago
- Modular, flexible, cross-platform workload profiling and characterization☆13Mar 1, 2021Updated 5 years ago