Wake build descriptions of hardware generators
☆12Dec 11, 2020Updated 5 years ago
Alternatives and similar repositories for api-generator-sifive
Users that are interested in api-generator-sifive are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- Workspace Integration Tool☆23Nov 6, 2020Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated last month
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆36Sep 30, 2020Updated 6 years ago
- The home of the Chisel3 website☆21May 24, 2024Updated 2 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Jan 2, 2019Updated 7 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- The SiFive wake build tool☆95Oct 22, 2026Updated last week
- Common RTL blocks used in SiFive's projects☆194May 13, 2022Updated 4 years ago
- SiFive Kernel Library☆33Oct 20, 2026Updated last week
- e300 and u500 devkits☆10Nov 15, 2020Updated 5 years ago
- tools regarding on analog modeling, validation, and generation☆25Apr 11, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- GNU toolchain for RISC-V, including GCC☆16Apr 28, 2026Updated 6 months ago
- CPUs☆17Dec 21, 2020Updated 5 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆16Aug 30, 2023Updated 3 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- BaseJump Open-Source Hardware Accelerator Packages and Sockets☆12Jul 7, 2025Updated last year
- PipeProof☆11Dec 18, 2019Updated 6 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆28Jul 27, 2026Updated 3 months ago
- ☆12Feb 16, 2019Updated 7 years ago
- Deprecated, please use https://github.com/Nuclei-Software/nuclei-sdk☆21Mar 24, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated last year
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- ☆16Jul 16, 2026Updated 3 months ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- AnacondaCON 2019 GPU Deep Learning Tutorial☆16Jun 25, 2026Updated 4 months ago
- A tool for merging the MyHDL workflow with Vivado☆20May 13, 2020Updated 6 years ago
- ☆15May 10, 2019Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆66Jun 27, 2025Updated last year
- Verilog-Based-NoC-Simulator☆12May 4, 2016Updated 10 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 4 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated 2 years ago
- Verification Utilities for MyHDL☆17Oct 26, 2023Updated 3 years ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago