cucapra / filamentLinks
Fearless hardware design
☆178Updated this week
Alternatives and similar repositories for filament
Users that are interested in filament are comparing it to the libraries listed below
Sorting:
- Intermediate Language (IL) for Hardware Accelerator Generators☆545Updated last week
- A hardware compiler based on LLHD and CIRCT☆263Updated last month
- Low Level Hardware Description — A foundation for building hardware design tools.☆421Updated 3 years ago
- A new Hardware Design Language that keeps you in the driver's seat☆114Updated last week
- A core language for rule-based hardware design 🦑☆159Updated 2 months ago
- Time-sensitive affine types for predictable hardware generation☆145Updated last month
- A collection of common Bluespec interfaces/modules.☆102Updated last year
- End-to-end synthesis and P&R toolchain☆87Updated this week
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆80Updated last week
- Verilator Porcelain☆48Updated last year
- A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spad…☆30Updated last week
- An HDL embedded in Rust.☆199Updated last year
- 🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆56Updated this week
- A computer for human beings.☆45Updated 9 months ago
- RISCV Core written in Calyx☆17Updated last year
- Working Draft of the RISC-V J Extension Specification☆191Updated last week
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆221Updated last year
- An rv32i inspired ISA, SIMT GPU implementation in system-verilog.☆199Updated 6 months ago
- The LLHD reference simulator.☆39Updated 4 years ago
- Logic circuit analysis and optimization☆43Updated last week
- ☆284Updated this week
- The SiFive wake build tool☆91Updated last week
- Veryl: A Modern Hardware Description Language☆762Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated 2 months ago
- A dependency management tool for hardware projects.☆315Updated last month
- ☆40Updated 3 years ago
- A configurable RTL to bitstream FPGA toolchain☆41Updated this week
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆81Updated last month
- Sail RISC-V model☆594Updated this week
- A Hardware Description Language based on the Rust Programming Language☆231Updated last week