cucapra / filamentLinks
Fearless hardware design
☆176Updated last month
Alternatives and similar repositories for filament
Users that are interested in filament are comparing it to the libraries listed below
Sorting:
- Intermediate Language (IL) for Hardware Accelerator Generators☆535Updated this week
- A hardware compiler based on LLHD and CIRCT☆260Updated last year
- A core language for rule-based hardware design 🦑☆156Updated last week
- Low Level Hardware Description — A foundation for building hardware design tools.☆417Updated 3 years ago
- Time-sensitive affine types for predictable hardware generation☆143Updated 11 months ago
- End-to-end synthesis and P&R toolchain☆85Updated 2 weeks ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆70Updated this week
- A computer for human beings.☆44Updated 7 months ago
- Veryl: A Modern Hardware Description Language☆724Updated this week
- An HDL embedded in Rust.☆199Updated last year
- A dependency management tool for hardware projects.☆307Updated last month
- Verilator Porcelain☆47Updated last year
- A collection of common Bluespec interfaces/modules.☆101Updated last year
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆138Updated 2 months ago
- 🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆48Updated 2 weeks ago
- A Hardware Description Language based on the Rust Programming Language☆216Updated this week
- A new Hardware Design Language that keeps you in the driver's seat☆83Updated this week
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆219Updated last year
- Working Draft of the RISC-V J Extension Specification☆187Updated last month
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆73Updated 2 years ago
- The highest performace Cray-like RISC-V Vector in the world.☆272Updated this week
- Where Lions Roam: RISC-V on the VELDT☆260Updated 10 months ago
- The LLHD reference simulator.☆39Updated 4 years ago
- A configurable RTL to bitstream FPGA toolchain☆35Updated 2 weeks ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆77Updated 9 months ago
- magma circuits☆261Updated 8 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆169Updated 5 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆261Updated last week
- An rv32i inspired ISA, SIMT GPU implementation in system-verilog.☆192Updated 4 months ago
- Read and write VCD (Value Change Dump) files in Rust☆43Updated last year