Fearless hardware design
☆210Jul 23, 2026Updated 2 months ago
Alternatives and similar repositories for filament
Users that are interested in filament are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Rust bindings for CIRCT☆19Apr 20, 2024Updated 2 years ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆615Updated this week
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated last month
- A Hardware Pipeline Description Language☆60Jul 12, 2025Updated last year
- Time-sensitive affine types for predictable hardware generation☆152Jan 5, 2026Updated 8 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆36Updated this week
- A core language for rule-based hardware design 🦑☆184Dec 10, 2025Updated 9 months ago
- A hardware synthesis framework with multi-level paradigm☆45Jan 10, 2025Updated last year
- 21st century electronic design automation tools, written in Rust.☆37Updated this week
- High level synthesis language for hardware design☆106Updated this week
- generating hardware accelerators for pangenomic graph queries☆45Jul 1, 2026Updated 2 months ago
- work in progress, playing around with btor2 in rust☆16Updated this week
- Low Level Hardware Description — A foundation for building hardware design tools.☆437Apr 20, 2022Updated 4 years ago
- ☆39Sep 17, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verified graph rewriting (for dataflow circuits).☆29Updated this week
- A new Hardware Design Language that keeps you in the driver's seat☆126Updated this week
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- ☆16Oct 25, 2022Updated 3 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆170Sep 17, 2026Updated last week
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆97Sep 8, 2026Updated 2 weeks ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆100Jan 29, 2026Updated 7 months ago
- A programming language for writing constraint-based integrated circuit layout generators☆17Updated this week
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!☆21Dec 5, 2024Updated last year
- Circuit IR Compilers and Tools☆2,241Updated this week
- TAIDL: Tensor Accelerator ISA Definition Language☆20Apr 28, 2026Updated 4 months ago
- XLS: Accelerated HW Synthesis☆1,903Updated this week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆56Jul 17, 2023Updated 3 years ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆151Aug 26, 2026Updated 3 weeks ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆229Aug 31, 2020Updated 6 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISCV Core written in Calyx☆17Aug 16, 2024Updated 2 years ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆204Updated this week
- Veryl: A Modern Hardware Description Language☆1,040Updated this week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆124Sep 20, 2023Updated 3 years ago
- ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators (ASPLOS 2023)☆59Jan 23, 2025Updated last year
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- design and verification of asynchronous circuits☆52Sep 10, 2026Updated 2 weeks ago