Alternatives and similar repositories for filament:

Users that are interested in filament are comparing it to the libraries listed below

• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆514Updated this week
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆401Updated 2 years ago
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆253Updated last year
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆146Updated 3 months ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆138Updated 6 months ago
• pc2 / sus-compiler
  A new Hardware Design Language that keeps you in the driver's seat
  ☆72Updated this week
• veryl-lang / veryl
  Veryl: A Modern Hardware Description Language
  ☆561Updated this week
• yupferris / kaze
  An HDL embedded in Rust.
  ☆196Updated last year
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆205Updated 8 months ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆173Updated 2 weeks ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆275Updated last month
• samitbasu / rhdl
  A Hardware Description Language based on the Rust Programming Language
  ☆167Updated this week
• riscv / sail-riscv
  Sail RISC-V model
  ☆490Updated this week
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆59Updated 4 months ago
• sifive / wake
  The SiFive wake build tool
  ☆87Updated this week
• djg / verilated-rs
  Verilator Porcelain
  ☆42Updated last year
• bespoke-silicon-group / bsg_manycore
  Tile based architecture designed for computing efficiency, scalability and generality
  ☆240Updated 3 weeks ago
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆154Updated this week
• rems-project / sail
  Sail architecture definition language
  ☆656Updated this week
• standardsemiconductor / lion
  Where Lions Roam: RISC-V on the VELDT
  ☆252Updated 5 months ago
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆124Updated last month
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆120Updated 3 months ago
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆219Updated last year
• mosscomp / moss
  A computer for human beings.
  ☆44Updated 2 months ago
• calyxir / calyx-riscv
  RISCV Core written in Calyx
  ☆15Updated 5 months ago
• rsnikhil / ICFP2020_Bluespec_Tutorial
  Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference
  ☆69Updated 2 years ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆367Updated last week
• vegaluisjose / reticle
  ☆40Updated 3 years ago
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆37Updated 4 years ago
• SpinalHDL / NaxRiscv
  ☆270Updated last month