Alternatives and similar repositories for filament

Users that are interested in filament are comparing it to the libraries listed below

• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆542Updated this week
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆262Updated last month
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆422Updated 3 years ago
• pc2 / sus-compiler
  A new Hardware Design Language that keeps you in the driver's seat
  ☆113Updated this week
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆159Updated last month
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆145Updated 3 weeks ago
• djg / verilated-rs
  Verilator Porcelain
  ☆48Updated last year
• oxidecomputer / cobalt
  A collection of common Bluespec interfaces/modules.
  ☆102Updated last year
• ethanuppal / marlin
  🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆54Updated last month
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆76Updated 2 weeks ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆190Updated 2 months ago
• spade-lang / spade
  A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spad…
  ☆28Updated last week
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆86Updated 2 weeks ago
• veryl-lang / veryl
  Veryl: A Modern Hardware Description Language
  ☆750Updated this week
• calyxir / calyx-riscv
  RISCV Core written in Calyx
  ☆17Updated 11 months ago
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆39Updated 4 years ago
• yupferris / kaze
  An HDL embedded in Rust.
  ☆199Updated last year
• mosscomp / moss
  A computer for human beings.
  ☆44Updated 8 months ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆221Updated last year
• Grubre / smol-gpu
  An rv32i inspired ISA, SIMT GPU implementation in system-verilog.
  ☆197Updated 5 months ago
• chipsalliance / t1
  ☆281Updated this week
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆74Updated this week
• sifiveinc / wake
  The SiFive wake build tool
  ☆91Updated this week
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆43Updated 3 weeks ago
• rems-project / sail
  Sail architecture definition language
  ☆767Updated last week
• vegaluisjose / reticle
  ☆40Updated 3 years ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆314Updated last week
• samitbasu / rhdl
  A Hardware Description Language based on the Rust Programming Language
  ☆226Updated last week
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆76Updated this week
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆157Updated 2 weeks ago