Fearless hardware design
☆201Aug 20, 2025Updated 8 months ago
Alternatives and similar repositories for filament
Users that are interested in filament are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Intermediate Language (IL) for Hardware Accelerator Generators☆593Apr 30, 2026Updated last week
- Time-sensitive affine types for predictable hardware generation☆151Jan 5, 2026Updated 4 months ago
- A Hardware Pipeline Description Language☆60Jul 12, 2025Updated 9 months ago
- A hardware synthesis framework with multi-level paradigm☆44Jan 10, 2025Updated last year
- 21st century electronic design automation tools, written in Rust.☆36Apr 26, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- High level synthesis language for hardware design☆92Updated this week
- generating hardware accelerators for pangenomic graph queries☆42Updated this week
- Low Level Hardware Description — A foundation for building hardware design tools.☆433Apr 20, 2022Updated 4 years ago
- ☆40Sep 17, 2021Updated 4 years ago
- work in progress, playing around with btor2 in rust☆12Apr 9, 2026Updated 3 weeks ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆101Apr 28, 2026Updated last week
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆180Updated this week
- ☆16Oct 25, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆167Updated this week
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆98Jan 29, 2026Updated 3 months ago
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆96Updated this week
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!☆21Dec 5, 2024Updated last year
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆124Apr 13, 2026Updated 3 weeks ago
- Circuit IR Compilers and Tools☆2,107Updated this week
- XLS: Accelerated HW Synthesis☆1,481Updated this week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆55Jul 17, 2023Updated 2 years ago
- ☆27Mar 5, 2026Updated 2 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆147Mar 29, 2026Updated last month
- RISCV Core written in Calyx☆17Aug 16, 2024Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Sep 20, 2023Updated 2 years ago
- ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators (ASPLOS 2023)☆57Jan 23, 2025Updated last year
- Veryl: A Modern Hardware Description Language☆925Updated this week
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆37Jan 16, 2025Updated last year
- A hardware compiler based on LLHD and CIRCT☆268Jun 30, 2025Updated 10 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- WAL enables programmable waveform analysis.☆177Nov 10, 2025Updated 5 months ago
- ☆20Apr 8, 2026Updated 3 weeks ago
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆15Nov 15, 2022Updated 3 years ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆94Mar 12, 2026Updated last month
- ☆17Mar 26, 2025Updated last year
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Aug 30, 2023Updated 2 years ago