Alternatives and similar repositories for filament:

Users that are interested in filament are comparing it to the libraries listed below

• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆527Updated this week
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆256Updated last year
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆411Updated 3 years ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆151Updated 6 months ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆143Updated 9 months ago
• djg / verilated-rs
  Verilator Porcelain
  ☆47Updated last year
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆82Updated last month
• veryl-lang / veryl
  Veryl: A Modern Hardware Description Language
  ☆622Updated this week
• yupferris / kaze
  An HDL embedded in Rust.
  ☆198Updated last year
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆184Updated 2 months ago
• chipsalliance / t1
  The highest performace Cray-like RISC-V Vector in the world.
  ☆265Updated this week
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆60Updated 2 weeks ago
• samitbasu / rhdl
  A Hardware Description Language based on the Rust Programming Language
  ☆204Updated this week
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆135Updated last month
• pc2 / sus-compiler
  A new Hardware Design Language that keeps you in the driver's seat
  ☆79Updated last week
• bespoke-silicon-group / bsg_manycore
  Tile based architecture designed for computing efficiency, scalability and generality
  ☆252Updated this week
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆210Updated last year
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆295Updated this week
• mosscomp / moss
  A computer for human beings.
  ☆44Updated 6 months ago
• ethanuppal / marlin
  🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆42Updated last month
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆137Updated this week
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆72Updated 7 months ago
• oxidecomputer / cobalt
  A collection of common Bluespec interfaces/modules.
  ☆98Updated last year
• standardsemiconductor / lion
  Where Lions Roam: RISC-V on the VELDT
  ☆259Updated 9 months ago
• phanrahan / magma
  magma circuits
  ☆260Updated 6 months ago
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆162Updated 3 months ago
• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆28Updated last month
• Grubre / smol-gpu
  An rv32i inspired ISA, SIMT GPU implementation in system-verilog.
  ☆184Updated 2 months ago
• sifiveinc / wake
  The SiFive wake build tool
  ☆90Updated this week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆386Updated 4 months ago