Alternatives and similar repositories for filament:

Users that are interested in filament are comparing it to the libraries listed below

• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆519Updated this week
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆147Updated 5 months ago
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆256Updated last year
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆409Updated 2 years ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆143Updated 8 months ago
• veryl-lang / veryl
  Veryl: A Modern Hardware Description Language
  ☆595Updated this week
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆52Updated last week
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆182Updated last month
• samitbasu / rhdl
  A Hardware Description Language based on the Rust Programming Language
  ☆193Updated last week
• yupferris / kaze
  An HDL embedded in Rust.
  ☆197Updated last year
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆286Updated last month
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆69Updated 6 months ago
• djg / verilated-rs
  Verilator Porcelain
  ☆49Updated last year
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆78Updated this week
• mosscomp / moss
  A computer for human beings.
  ☆44Updated 4 months ago
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆37Updated 4 years ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆209Updated 11 months ago
• pc2 / sus-compiler
  A new Hardware Design Language that keeps you in the driver's seat
  ☆78Updated this week
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆63Updated this week
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆132Updated 3 months ago
• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆15Updated last week
• ethanuppal / marlin
  🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆35Updated this week
• bespoke-silicon-group / bsg_manycore
  Tile based architecture designed for computing efficiency, scalability and generality
  ☆249Updated 3 weeks ago
• oxidecomputer / cobalt
  A collection of common Bluespec interfaces/modules.
  ☆97Updated 11 months ago
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆56Updated this week
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆158Updated 2 months ago
• vegaluisjose / reticle
  ☆40Updated 3 years ago
• standardsemiconductor / lion
  Where Lions Roam: RISC-V on the VELDT
  ☆257Updated 7 months ago
• chipsalliance / t1
  ☆258Updated this week
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆43Updated last year