cucapra / filamentLinks
Fearless hardware design
☆185Updated 4 months ago
Alternatives and similar repositories for filament
Users that are interested in filament are comparing it to the libraries listed below
Sorting:
- Intermediate Language (IL) for Hardware Accelerator Generators☆575Updated this week
- A hardware compiler based on LLHD and CIRCT☆265Updated 6 months ago
- A new Hardware Design Language that keeps you in the driver's seat☆122Updated this week
- Low Level Hardware Description — A foundation for building hardware design tools.☆426Updated 3 years ago
- A core language for rule-based hardware design 🦑☆166Updated last month
- Time-sensitive affine types for predictable hardware generation☆148Updated last week
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆82Updated 2 weeks ago
- A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spad…☆38Updated last week
- An HDL embedded in Rust.☆202Updated 2 years ago
- End-to-end synthesis and P&R toolchain☆93Updated last month
- Verilator Porcelain☆49Updated 2 years ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆105Updated this week
- A collection of common Bluespec interfaces/modules.☆102Updated last year
- The LLHD reference simulator.☆39Updated 5 years ago
- Working Draft of the RISC-V J Extension Specification☆193Updated 3 weeks ago
- A computer for human beings.☆48Updated last year
- An rv32i inspired ISA, SIMT GPU implementation in system-verilog.☆216Updated 11 months ago
- Logic circuit analysis and optimization☆45Updated 4 months ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆223Updated last year
- This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…☆94Updated 2 weeks ago
- The SiFive wake build tool☆91Updated this week
- Veryl: A Modern Hardware Description Language☆859Updated this week
- RISCV Core written in Calyx☆17Updated last year
- Where Lions Roam: RISC-V on the VELDT☆264Updated last month
- A configurable RTL to bitstream FPGA toolchain☆55Updated last week
- A dependency management tool for hardware projects.☆342Updated this week
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆92Updated 2 months ago
- RISC-V Formal Verification Framework☆175Updated last week
- ☆306Updated this week
- High level synthesis language for hardware design☆80Updated 3 weeks ago