Alternatives and similar repositories for filament:

Users that are interested in filament are comparing it to the libraries listed below

• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆527Updated this week
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆256Updated last year
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆411Updated 2 years ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆148Updated 6 months ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆142Updated 9 months ago
• yupferris / kaze
  An HDL embedded in Rust.
  ☆197Updated last year
• veryl-lang / veryl
  Veryl: A Modern Hardware Description Language
  ☆614Updated this week
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆79Updated 3 weeks ago
• pc2 / sus-compiler
  A new Hardware Design Language that keeps you in the driver's seat
  ☆78Updated this week
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆56Updated last week
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆135Updated last week
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆71Updated 7 months ago
• djg / verilated-rs
  Verilator Porcelain
  ☆48Updated last year
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆292Updated this week
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆209Updated 11 months ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆184Updated 2 months ago
• chipsalliance / t1
  ☆264Updated this week
• samitbasu / rhdl
  A Hardware Description Language based on the Rust Programming Language
  ☆200Updated last week
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆37Updated 4 years ago
• standardsemiconductor / lion
  Where Lions Roam: RISC-V on the VELDT
  ☆257Updated 8 months ago
• ethanuppal / marlin
  🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆41Updated 2 weeks ago
• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆21Updated 2 weeks ago
• mosscomp / moss
  A computer for human beings.
  ☆44Updated 5 months ago
• bespoke-silicon-group / bsg_manycore
  Tile based architecture designed for computing efficiency, scalability and generality
  ☆250Updated last month
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆160Updated 3 months ago
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆65Updated this week
• riscv-software-src / riscof
  ☆77Updated 3 weeks ago
• rsnikhil / ICFP2020_Bluespec_Tutorial
  Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference
  ☆72Updated 2 years ago
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆131Updated this week
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆151Updated 6 months ago