Fearless hardware design
☆206Aug 20, 2025Updated 10 months ago
Alternatives and similar repositories for filament
Users that are interested in filament are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Intermediate Language (IL) for Hardware Accelerator Generators☆601Jun 25, 2026Updated last week
- A Hardware Pipeline Description Language☆60Jul 12, 2025Updated 11 months ago
- Time-sensitive affine types for predictable hardware generation☆152Jan 5, 2026Updated 6 months ago
- A core language for rule-based hardware design 🦑☆175Dec 10, 2025Updated 6 months ago
- A hardware synthesis framework with multi-level paradigm☆45Jan 10, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- 21st century electronic design automation tools, written in Rust.☆37Updated this week
- High level synthesis language for hardware design☆99Jun 10, 2026Updated 3 weeks ago
- generating hardware accelerators for pangenomic graph queries☆45Updated this week
- Low Level Hardware Description — A foundation for building hardware design tools.☆434Apr 20, 2022Updated 4 years ago
- ☆40Sep 17, 2021Updated 4 years ago
- work in progress, playing around with btor2 in rust☆14Updated this week
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆109May 3, 2026Updated 2 months ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆195Jun 29, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆16Oct 25, 2022Updated 3 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆167May 26, 2026Updated last month
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆98Jan 29, 2026Updated 5 months ago
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆98Jun 28, 2026Updated last week
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!☆21Dec 5, 2024Updated last year
- Circuit IR Compilers and Tools☆2,173Updated this week
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆136Jun 15, 2026Updated 3 weeks ago
- XLS: Accelerated HW Synthesis☆1,503Updated this week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆55Jul 17, 2023Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆28Jun 17, 2026Updated 2 weeks ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆149Mar 29, 2026Updated 3 months ago
- RISCV Core written in Calyx☆17Aug 16, 2024Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆123Sep 20, 2023Updated 2 years ago
- ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators (ASPLOS 2023)☆57Jan 23, 2025Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆38Jan 16, 2025Updated last year
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Veryl: A Modern Hardware Description Language☆965Updated this week
- WAL enables programmable waveform analysis.☆182May 31, 2026Updated last month
- ☆21Apr 8, 2026Updated 2 months ago
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆15Nov 15, 2022Updated 3 years ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 3 months ago
- ☆17Mar 26, 2025Updated last year