Fearless hardware design
☆198Aug 20, 2025Updated 6 months ago
Alternatives and similar repositories for filament
Users that are interested in filament are comparing it to the libraries listed below
Sorting:
- Intermediate Language (IL) for Hardware Accelerator Generators☆582Updated this week
- Time-sensitive affine types for predictable hardware generation☆148Jan 5, 2026Updated 2 months ago
- A core language for rule-based hardware design 🦑☆173Dec 10, 2025Updated 2 months ago
- 21st century electronic design automation tools, written in Rust.☆36Feb 23, 2026Updated last week
- A Hardware Pipeline Description Language☆57Jul 12, 2025Updated 7 months ago
- A hardware synthesis framework with multi-level paradigm☆44Jan 10, 2025Updated last year
- High level synthesis language for hardware design☆80Feb 27, 2026Updated last week
- work in progress, playing around with btor2 in rust☆12Feb 24, 2026Updated last week
- Low Level Hardware Description — A foundation for building hardware design tools.☆427Apr 20, 2022Updated 3 years ago
- generating hardware accelerators for pangenomic graph queries☆40Feb 26, 2026Updated last week
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆169Updated this week
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆91Feb 27, 2026Updated last week
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆164Nov 20, 2025Updated 3 months ago
- Circuit IR Compilers and Tools☆2,050Updated this week
- ☆40Sep 17, 2021Updated 4 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆98Jan 29, 2026Updated last month
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- WAL enables programmable waveform analysis.☆164Nov 10, 2025Updated 3 months ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆108Feb 11, 2026Updated 3 weeks ago
- XLS: Accelerated HW Synthesis☆1,428Updated this week
- A hardware compiler based on LLHD and CIRCT☆265Jun 30, 2025Updated 8 months ago
- ☆16Oct 25, 2022Updated 3 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Sep 20, 2023Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆54Jul 17, 2023Updated 2 years ago
- [FCCM 2023] PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs☆14Jun 26, 2025Updated 8 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- magma circuits☆265Oct 19, 2024Updated last year
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!☆21Dec 5, 2024Updated last year
- Veryl: A Modern Hardware Description Language☆893Updated this week
- ☆22Feb 25, 2026Updated last week
- Iodine: Verifying Constant-Time Execution of Hardware☆15Mar 29, 2021Updated 4 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- ☆19Jul 12, 2024Updated last year
- Armv8 Native Code Symbolic Simulator in Lean☆96Nov 21, 2025Updated 3 months ago
- Equivalence checking with Yosys☆58Updated this week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆702Feb 23, 2026Updated last week
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Jul 17, 2024Updated last year
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆94Feb 17, 2026Updated 2 weeks ago