Alternatives and similar repositories for filament

Users that are interested in filament are comparing it to the libraries listed below

• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆259Updated last year
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆530Updated this week
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆154Updated 7 months ago
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆415Updated 3 years ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆143Updated 10 months ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆65Updated 3 weeks ago
• djg / verilated-rs
  Verilator Porcelain
  ☆47Updated last year
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆84Updated last week
• yupferris / kaze
  An HDL embedded in Rust.
  ☆198Updated last year
• pc2 / sus-compiler
  A new Hardware Design Language that keeps you in the driver's seat
  ☆80Updated this week
• chipsalliance / t1
  The highest performace Cray-like RISC-V Vector in the world.
  ☆270Updated this week
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆38Updated 4 years ago
• veryl-lang / veryl
  Veryl: A Modern Hardware Description Language
  ☆643Updated this week
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆220Updated last year
• mosscomp / moss
  A computer for human beings.
  ☆44Updated 6 months ago
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆136Updated last month
• samitbasu / rhdl
  A Hardware Description Language based on the Rust Programming Language
  ☆208Updated this week
• standardsemiconductor / lion
  Where Lions Roam: RISC-V on the VELDT
  ☆259Updated 10 months ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆303Updated last week
• ethanuppal / marlin
  🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆47Updated last month
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆186Updated 3 weeks ago
• oxidecomputer / cobalt
  A collection of common Bluespec interfaces/modules.
  ☆98Updated last year
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆76Updated 8 months ago
• sifiveinc / wake
  The SiFive wake build tool
  ☆90Updated last week
• bespoke-silicon-group / bsg_manycore
  Tile based architecture designed for computing efficiency, scalability and generality
  ☆257Updated 2 weeks ago
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆163Updated 4 months ago
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆139Updated this week
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆224Updated last year
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆158Updated this week
• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆35Updated last week