Fearless hardware design
☆198Aug 20, 2025Updated 7 months ago
Alternatives and similar repositories for filament
Users that are interested in filament are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Intermediate Language (IL) for Hardware Accelerator Generators☆588Updated this week
- Time-sensitive affine types for predictable hardware generation☆149Jan 5, 2026Updated 2 months ago
- A Hardware Pipeline Description Language☆60Jul 12, 2025Updated 8 months ago
- High level synthesis language for hardware design☆84Mar 11, 2026Updated 2 weeks ago
- A hardware synthesis framework with multi-level paradigm☆44Jan 10, 2025Updated last year
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- 21st century electronic design automation tools, written in Rust.☆36Mar 17, 2026Updated last week
- generating hardware accelerators for pangenomic graph queries☆41Mar 19, 2026Updated last week
- Low Level Hardware Description — A foundation for building hardware design tools.☆429Apr 20, 2022Updated 3 years ago
- ☆40Sep 17, 2021Updated 4 years ago
- work in progress, playing around with btor2 in rust☆12Feb 24, 2026Updated last month
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆91Mar 5, 2026Updated 3 weeks ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆172Updated this week
- ☆16Oct 25, 2022Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆165Nov 20, 2025Updated 4 months ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆98Jan 29, 2026Updated last month
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆94Updated this week
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆112Mar 13, 2026Updated last week
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!☆21Dec 5, 2024Updated last year
- Circuit IR Compilers and Tools☆2,071Updated this week
- XLS: Accelerated HW Synthesis☆1,437Updated this week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆54Jul 17, 2023Updated 2 years ago
- ☆23Mar 5, 2026Updated 3 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆146Mar 17, 2026Updated last week
- RISCV Core written in Calyx☆17Aug 16, 2024Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Sep 20, 2023Updated 2 years ago
- ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators (ASPLOS 2023)☆57Jan 23, 2025Updated last year
- Veryl: A Modern Hardware Description Language☆907Updated this week
- A hardware compiler based on LLHD and CIRCT☆266Jun 30, 2025Updated 8 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- WAL enables programmable waveform analysis.☆166Nov 10, 2025Updated 4 months ago
- ☆19Feb 12, 2026Updated last month
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆14Nov 15, 2022Updated 3 years ago
- Verilog AST☆20Dec 2, 2023Updated 2 years ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆94Mar 12, 2026Updated 2 weeks ago
- ☆17Mar 26, 2025Updated last year
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Aug 30, 2023Updated 2 years ago