Alternatives and similar repositories for filament

Users that are interested in filament are comparing it to the libraries listed below

• pc2 / sus-compiler
  A new Hardware Design Language that keeps you in the driver's seat
  ☆122Updated last week
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆570Updated last week
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆264Updated 5 months ago
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆424Updated 3 years ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆166Updated 2 weeks ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆147Updated last month
• spade-lang / spade
  A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spad…
  ☆37Updated this week
• ethanuppal / marlin
  🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆77Updated last week
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆191Updated this week
• sifiveinc / wake
  The SiFive wake build tool
  ☆91Updated this week
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆222Updated last year
• djg / verilated-rs
  Verilator Porcelain
  ☆49Updated 2 years ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆103Updated this week
• calyxir / calyx-riscv
  RISCV Core written in Calyx
  ☆17Updated last year
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆92Updated 3 weeks ago
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆88Updated last week
• oxidecomputer / cobalt
  A collection of common Bluespec interfaces/modules.
  ☆102Updated last year
• yupferris / kaze
  An HDL embedded in Rust.
  ☆202Updated 2 years ago
• chipsalliance / t1
  ☆304Updated last week
• microsoft / kanagawa
  High level synthesis language for hardware design
  ☆79Updated last week
• Grubre / smol-gpu
  An rv32i inspired ISA, SIMT GPU implementation in system-verilog.
  ☆212Updated 10 months ago
• veryl-lang / veryl
  Veryl: A Modern Hardware Description Language
  ☆846Updated this week
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆170Updated this week
• vegaluisjose / reticle
  ☆40Updated 4 years ago
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆45Updated 4 months ago
• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆55Updated last week
• mosscomp / moss
  A computer for human beings.
  ☆48Updated last year
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆91Updated 2 months ago
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆205Updated last week
• rems-project / sail
  Sail architecture definition language
  ☆818Updated this week