David-Durst / embeddedHaskellAetherling
☆25Updated 2 years ago
Alternatives and similar repositories for embeddedHaskellAetherling
Users that are interested in embeddedHaskellAetherling are comparing it to the libraries listed below
Sorting:
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- ☆40Updated 3 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- Verilog AST☆21Updated last year
- The source code to the Voss II Hardware Verification Suite☆56Updated 3 weeks ago
- FPGA synthesis tool powered by program synthesis☆46Updated last week
- PolyGen is a code generator for the polyhedral model, written and proved in Coq.☆10Updated 4 years ago
- BTOR2 MLIR project☆25Updated last year
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- ☆102Updated 2 years ago
- A Hardware Pipeline Description Language☆44Updated last year
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆92Updated 10 months ago
- Time-sensitive affine types for predictable hardware generation☆143Updated 9 months ago
- An advanced header-only exact synthesis library☆26Updated 2 years ago
- CoreIR Symbolic Analyzer☆72Updated 4 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆13Updated 3 years ago
- The Shang high-level synthesis framework☆119Updated 10 years ago
- A core language for rule-based hardware design 🦑☆152Updated 7 months ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- Polyhedral Compilation tool for High Level Synthesis.☆10Updated 11 years ago
- A polyhedral compiler for hardware accelerators☆56Updated 9 months ago
- A toy compiler for NumPy array expressions that uses e-graphs and MLIR☆46Updated this week
- Reticle evaluation (PLDI 2021)☆12Updated 4 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 2 weeks ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated this week
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆70Updated 11 months ago
- Debuggable hardware generator☆69Updated 2 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆35Updated last month
- Iodine: Verifying Constant-Time Execution of Hardware☆12Updated 4 years ago
- Stencil with Optimized Dataflow Architecture☆15Updated last year