David-Durst / embeddedHaskellAetherlingLinks
☆27Updated 3 years ago
Alternatives and similar repositories for embeddedHaskellAetherling
Users that are interested in embeddedHaskellAetherling are comparing it to the libraries listed below
Sorting:
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- ☆40Updated 4 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆94Updated last month
- A Hardware Pipeline Description Language☆48Updated 3 months ago
- FPGA synthesis tool powered by program synthesis☆51Updated 3 weeks ago
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆70Updated 5 months ago
- Time-sensitive affine types for predictable hardware generation☆145Updated 2 weeks ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 5 years ago
- Verilog AST☆21Updated last year
- ☆104Updated 3 years ago
- BTOR2 MLIR project☆26Updated last year
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Updated last year
- The source code to the Voss II Hardware Verification Suite☆56Updated last month
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- firrtlator is a FIRRTL C++ library☆23Updated 8 years ago
- A core language for rule-based hardware design 🦑☆163Updated 2 weeks ago
- Memory consistency modelling using Alloy☆31Updated 4 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆25Updated 8 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆162Updated 3 weeks ago
- An advanced header-only exact synthesis library☆29Updated 2 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- Verilog development and verification project for HOL4☆27Updated 6 months ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆37Updated this week
- A toy compiler for NumPy array expressions that uses e-graphs and MLIR☆109Updated 2 months ago
- ☆13Updated 4 years ago
- compiling DSLs to high-level hardware instructions☆23Updated 2 years ago