David-Durst / embeddedHaskellAetherlingLinks
☆30Updated 3 years ago
Alternatives and similar repositories for embeddedHaskellAetherling
Users that are interested in embeddedHaskellAetherling are comparing it to the libraries listed below
Sorting:
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 4 years ago
- ☆40Updated 4 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆97Updated last week
- Time-sensitive affine types for predictable hardware generation☆148Updated last month
- FPGA synthesis tool powered by program synthesis☆54Updated last month
- The source code to the Voss II Hardware Verification Suite☆56Updated this week
- A Hardware Pipeline Description Language☆49Updated 6 months ago
- Memory consistency modelling using Alloy☆31Updated 5 years ago
- BTOR2 MLIR project☆26Updated 2 years ago
- ☆104Updated 3 years ago
- Verilog AST☆21Updated 2 years ago
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆72Updated 8 months ago
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- RTLCheck☆24Updated 7 years ago
- An advanced header-only exact synthesis library☆31Updated 3 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆57Updated 5 years ago
- A core language for rule-based hardware design 🦑☆171Updated last month
- firrtlator is a FIRRTL C++ library☆23Updated 9 years ago
- Polyite: Iterative Schedule Optimization for Parallelization in the Polyhedron Model☆12Updated 6 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Updated 2 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆164Updated 2 months ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- Verilog development and verification project for HOL4☆28Updated 9 months ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- A toy compiler for NumPy array expressions that uses e-graphs and MLIR☆115Updated 5 months ago
- ☆13Updated 5 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆38Updated 3 weeks ago