David-Durst / embeddedHaskellAetherlingLinks
☆26Updated 2 years ago
Alternatives and similar repositories for embeddedHaskellAetherling
Users that are interested in embeddedHaskellAetherling are comparing it to the libraries listed below
Sorting:
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- ☆40Updated 3 years ago
- FPGA synthesis tool powered by program synthesis☆51Updated 3 weeks ago
- Time-sensitive affine types for predictable hardware generation☆145Updated 3 weeks ago
- Verilog AST☆21Updated last year
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆92Updated last year
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- ☆103Updated 3 years ago
- BTOR2 MLIR project☆26Updated last year
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆70Updated 2 months ago
- Memory consistency modelling using Alloy☆31Updated 4 years ago
- firrtlator is a FIRRTL C++ library☆22Updated 8 years ago
- A Hardware Pipeline Description Language☆45Updated 3 weeks ago
- compiling DSLs to high-level hardware instructions☆23Updated 2 years ago
- An advanced header-only exact synthesis library☆27Updated 2 years ago
- The source code to the Voss II Hardware Verification Suite☆55Updated 3 weeks ago
- A toy compiler for NumPy array expressions that uses e-graphs and MLIR☆70Updated 2 weeks ago
- CoreIR Symbolic Analyzer☆73Updated 4 years ago
- A core language for rule-based hardware design 🦑☆159Updated last month
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Updated last year
- A polyhedral compiler for hardware accelerators☆59Updated last year
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆25Updated 7 years ago
- Polyite: Iterative Schedule Optimization for Parallelization in the Polyhedron Model☆12Updated 5 years ago
- ☆13Updated 4 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆15Updated 8 months ago
- ☆81Updated 5 months ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago