David-Durst / embeddedHaskellAetherlingLinks
☆26Updated 2 years ago
Alternatives and similar repositories for embeddedHaskellAetherling
Users that are interested in embeddedHaskellAetherling are comparing it to the libraries listed below
Sorting:
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- ☆40Updated 3 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- Verilog AST☆21Updated last year
- The source code to the Voss II Hardware Verification Suite☆56Updated last month
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆92Updated 11 months ago
- FPGA synthesis tool powered by program synthesis☆48Updated 2 weeks ago
- BTOR2 MLIR project☆25Updated last year
- PolyGen is a code generator for the polyhedral model, written and proved in Coq.☆10Updated 4 years ago
- firrtlator is a FIRRTL C++ library☆21Updated 8 years ago
- CoreIR Symbolic Analyzer☆72Updated 4 years ago
- An advanced header-only exact synthesis library☆26Updated 2 years ago
- A Hardware Pipeline Description Language☆44Updated last year
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- The Shang high-level synthesis framework☆119Updated 11 years ago
- A polyhedral compiler for hardware accelerators☆59Updated 10 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 2 weeks ago
- ☆103Updated 2 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 4 months ago
- Time-sensitive affine types for predictable hardware generation☆143Updated 10 months ago
- A core language for rule-based hardware design 🦑☆154Updated 7 months ago
- ☆13Updated 4 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Updated last year
- Polyhedral Compilation tool for High Level Synthesis.☆10Updated 11 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 8 years ago
- The PE for the second generation CGRA (garnet).☆17Updated last month
- A place to share libraries and utilities that don't belong in the core bsc repo☆35Updated 2 months ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Updated last year
- ☆24Updated 4 years ago