David-Durst / embeddedHaskellAetherling
☆25Updated 2 years ago
Alternatives and similar repositories for embeddedHaskellAetherling:
Users that are interested in embeddedHaskellAetherling are comparing it to the libraries listed below
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆12Updated 3 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- ☆40Updated 3 years ago
- CoreIR Symbolic Analyzer☆64Updated 4 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- Verilog AST☆21Updated last year
- The source code to the Voss II Hardware Verification Suite☆57Updated this week
- A Hardware Pipeline Description Language☆44Updated last year
- BTOR2 MLIR project☆25Updated last year
- FPGA synthesis tool powered by program synthesis☆41Updated 4 months ago
- PolyGen is a code generator for the polyhedral model, written and proved in Coq.☆10Updated 4 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated this week
- The PE for the second generation CGRA (garnet).☆17Updated this week
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Updated last year
- A polyhedral compiler for hardware accelerators☆56Updated 7 months ago
- ☆102Updated 2 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆89Updated 9 months ago
- Polyhedral Compilation tool for High Level Synthesis.☆10Updated 10 years ago
- Xilinx Modifications to Halide☆12Updated 3 years ago
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆71Updated 9 months ago
- The Shang high-level synthesis framework☆119Updated 10 years ago
- Time-sensitive affine types for predictable hardware generation☆142Updated 8 months ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- A core language for rule-based hardware design 🦑☆147Updated 5 months ago
- ☆24Updated 4 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Updated 7 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆20Updated 5 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆20Updated 2 months ago
- Towards Hardware and Software Continuous Integration☆13Updated 4 years ago