David-Durst / embeddedHaskellAetherlingLinks
☆26Updated 2 years ago
Alternatives and similar repositories for embeddedHaskellAetherling
Users that are interested in embeddedHaskellAetherling are comparing it to the libraries listed below
Sorting:
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- ☆40Updated 4 years ago
- Time-sensitive affine types for predictable hardware generation☆145Updated last week
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆93Updated 2 weeks ago
- FPGA synthesis tool powered by program synthesis☆52Updated 2 months ago
- ☆103Updated 3 years ago
- Verilog AST☆21Updated last year
- CoreIR Symbolic Analyzer☆74Updated 4 years ago
- A Hardware Pipeline Description Language☆46Updated 2 months ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 5 years ago
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆70Updated 3 months ago
- BTOR2 MLIR project☆26Updated last year
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Updated last year
- firrtlator is a FIRRTL C++ library☆23Updated 8 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- The source code to the Voss II Hardware Verification Suite☆56Updated 2 months ago
- A core language for rule-based hardware design 🦑☆160Updated 3 months ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆25Updated 7 years ago
- An advanced header-only exact synthesis library☆27Updated 2 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- Memory consistency modelling using Alloy☆31Updated 4 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆37Updated 4 years ago
- A toy compiler for NumPy array expressions that uses e-graphs and MLIR☆107Updated last month
- A place to share libraries and utilities that don't belong in the core bsc repo☆36Updated 6 months ago
- compiling DSLs to high-level hardware instructions☆23Updated 2 years ago
- ☆24Updated 4 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 3 months ago