☆30Oct 16, 2022Updated 3 years ago
Alternatives and similar repositories for embeddedHaskellAetherling
Users that are interested in embeddedHaskellAetherling are comparing it to the libraries listed below
Sorting:
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 4 years ago
- Scala staging framework☆18Jul 13, 2018Updated 7 years ago
- A polyhedral compiler for hardware accelerators☆59Jul 24, 2024Updated last year
- Time-sensitive affine types for predictable hardware generation☆149Jan 5, 2026Updated 2 months ago
- Fork of Hipacc generating code for Vivado HLS and Altera OpenCL☆24Oct 8, 2018Updated 7 years ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- Provides Spatial with front-end support from popular machine learning frameworks☆34Sep 30, 2019Updated 6 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Updated this week
- Absinthe is an optimization framework to fuse and tile stencil codes in one shot☆14Jul 17, 2019Updated 6 years ago
- Optimal approximate sampling from discrete probability distributions☆18Mar 9, 2021Updated 5 years ago
- ☆105Jun 27, 2022Updated 3 years ago
- Really Elastic Ray Engine☆29Aug 8, 2024Updated last year
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆94Feb 17, 2026Updated last month
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆185Mar 8, 2026Updated last week
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆91Mar 5, 2026Updated 2 weeks ago
- A core language for rule-based hardware design 🦑☆173Dec 10, 2025Updated 3 months ago
- ☆37Jun 1, 2022Updated 3 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- A domain-specific language and compiler for image processing☆77Mar 20, 2021Updated 5 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Dec 5, 2023Updated 2 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆340Apr 20, 2024Updated last year
- An advanced automated reasoning tool for memory consistency model specifications.☆25Dec 6, 2021Updated 4 years ago
- Block diagrams in ASCII☆18Oct 17, 2025Updated 5 months ago
- Implementation of Lightweight Modular Staging (LMS) in Python☆48Apr 2, 2019Updated 6 years ago
- ☆11Sep 14, 2020Updated 5 years ago
- The implementation of the Elevate language☆31Mar 21, 2025Updated last year
- A C++ Library for Hardware Design and Simulation☆15May 17, 2020Updated 5 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆57Sep 15, 2020Updated 5 years ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 4 months ago
- A high-level performance analysis tool for FPGA-based accelerators☆19Jun 2, 2017Updated 8 years ago
- Quickstart for Spatial language☆35Oct 1, 2020Updated 5 years ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆429Apr 20, 2022Updated 3 years ago
- A Simple Abstract Interpreter, built for teaching purposes☆20May 13, 2020Updated 5 years ago
- Modular, flexible, cross-platform workload profiling and characterization☆13Mar 1, 2021Updated 5 years ago
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆16Mar 12, 2026Updated last week
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Control theory in Haskell: Data structures, algorithms and adapters☆79Jan 14, 2019Updated 7 years ago
- Extra minimal TypeScript implementation of Hindley-Milner type inference☆34Feb 28, 2026Updated 3 weeks ago