kaist-cp / shakeflowLinks
ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators (ASPLOS 2023)
☆56Updated 10 months ago
Alternatives and similar repositories for shakeflow
Users that are interested in shakeflow are comparing it to the libraries listed below
Sorting:
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!☆20Updated last year
- ☆44Updated last year
- Memento: A Framework for Detectable Recoverability in Persistent Memory (PLDI 2023)☆18Updated 2 years ago
- ☆133Updated 2 years ago
- KECC: KAIST Educational C Compiler. IMPORTANT: DON'T FORK!☆174Updated 6 months ago
- A Hardware Pipeline Description Language☆49Updated 5 months ago
- KAIST Educational Virtualization☆15Updated last year
- A translation validation framework for MLIR☆89Updated 8 months ago
- ☆23Updated 4 years ago
- ☆40Updated 4 years ago
- CIRC: Concurrent Immediate Reference Counting☆53Updated last year
- A core language for rule-based hardware design 🦑☆166Updated this week
- Time-sensitive affine types for predictable hardware generation☆147Updated last month
- RISCV Core written in Calyx☆17Updated last year
- ☆16Updated this week
- Support for language highlighting of KECC(KAIST Educational C Compiler) IR☆12Updated 3 years ago
- ☆19Updated 2 years ago
- ☆22Updated 4 years ago
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆76Updated last month
- A set of tools that automate the execution of scarab simulations☆18Updated last week
- The source code to the Voss II Hardware Verification Suite☆56Updated 2 weeks ago
- High level synthesis language for hardware design☆76Updated 2 weeks ago
- compiling DSLs to high-level hardware instructions☆23Updated 3 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆34Updated 10 months ago
- ☆63Updated 3 months ago
- HeteroRefactor: Refactoring for Heterogeneous Computing with FPGA☆10Updated 3 months ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14Updated 3 years ago
- The Coq development of A Promising Semantics for Relaxed-Memory Concurrency☆42Updated last year
- The Educational RISC-V Toolset in Python☆38Updated 2 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆112Updated last month