Alternatives and similar repositories for shakeflow

Users that are interested in shakeflow are comparing it to the libraries listed below

• kaist-cp / hazardflow
  HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!
  ☆20Updated 11 months ago
• kaist-cp / cs492-uarch
  ☆43Updated last year
• kaist-cp / memento
  Memento: A Framework for Detectable Recoverability in Persistent Memory (PLDI 2023)
  ☆18Updated 2 years ago
• kaist-cp / rv6
  ☆133Updated 2 years ago
• kaist-cp / kecc-public
  KECC: KAIST Educational C Compiler. IMPORTANT: DON'T FORK!
  ☆173Updated 5 months ago
• casys-kaist / kev
  KAIST Educational Virtualization
  ☆15Updated last year
• kaist-cp / helpdesk
  ☆23Updated 4 years ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆49Updated 4 months ago
• kaist-cp / circ
  CIRC: Concurrent Immediate Reference Counting
  ☆53Updated last year
• aqjune / mlir-tv
  A translation validation framework for MLIR
  ☆89Updated 8 months ago
• hyn2028 / kecc-ir-highlight
  Support for language highlighting of KECC(KAIST Educational C Compiler) IR
  ☆12Updated 3 years ago
• microsoft / kanagawa
  High level synthesis language for hardware design
  ☆68Updated this week
• vegaluisjose / reticle
  ☆40Updated 4 years ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆146Updated 2 weeks ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆164Updated last month
• snu-sf / promising-coq
  The Coq development of A Promising Semantics for Relaxed-Memory Concurrency
  ☆42Updated last year
• hongseok-yang / graduatePL23
  ☆19Updated 2 years ago
• snu-csl / pyrisc
  The Educational RISC-V Toolset in Python
  ☆38Updated 2 years ago
• hongseok-yang / logic21
  ☆22Updated 4 years ago
• multifacet / 0sim-workspace
  Tools and experiments for 0sim. Simulate system software behavior on machines with terabytes of main memory from your desktop.
  ☆21Updated 5 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆66Updated 4 months ago
• litz-lab / scarab-infra
  A set of tools that automate the execution of scarab simulations
  ☆18Updated last week
• uwplse / rake
  compiling DSLs to high-level hardware instructions
  ☆23Updated 3 years ago
• gussmith23 / glenside
  A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…
  ☆70Updated 5 months ago
• dongjaelee1 / refinement-tutorial
  Tutorial for refinement based verification
  ☆14Updated last year
• prosyslab-classroom / cs424-program-reasoning
  ☆55Updated this week
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆39Updated 5 years ago
• calyxir / calyx-riscv
  RISCV Core written in Calyx
  ☆17Updated last year
• kaist-cp / cs220
  ☆290Updated 11 months ago
• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆79Updated 2 months ago