Alternatives and similar repositories for shakeflow

Users that are interested in shakeflow are comparing it to the libraries listed below

• kaist-cp / hazardflow
  HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!
  ☆19Updated 10 months ago
• kaist-cp / cs492-uarch
  ☆43Updated 11 months ago
• kaist-cp / memento
  Memento: A Framework for Detectable Recoverability in Persistent Memory (PLDI 2023)
  ☆18Updated 2 years ago
• kaist-cp / rv6
  ☆133Updated 2 years ago
• kaist-cp / kecc-public
  KECC: KAIST Educational C Compiler. IMPORTANT: DON'T FORK!
  ☆173Updated 4 months ago
• kaist-cp / helpdesk
  ☆23Updated 4 years ago
• kaist-cp / circ
  CIRC: Concurrent Immediate Reference Counting
  ☆53Updated 11 months ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆48Updated 3 months ago
• aqjune / mlir-tv
  A translation validation framework for MLIR
  ☆89Updated 7 months ago
• casys-kaist / kev
  KAIST Educational Virtualization
  ☆15Updated last year
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆163Updated 2 weeks ago
• hyn2028 / kecc-ir-highlight
  Support for language highlighting of KECC(KAIST Educational C Compiler) IR
  ☆12Updated 3 years ago
• microsoft / kanagawa
  High level synthesis language for hardware design
  ☆62Updated this week
• hongseok-yang / graduatePL23
  ☆19Updated last year
• vegaluisjose / reticle
  ☆40Updated 4 years ago
• kaist-cp / smr-benchmark
  SMR Benchmark: A Microbenchmark Suite for Concurrent Safe Memory Reclamation Schemes
  ☆44Updated 2 months ago
• snu-sf / promising-coq
  The Coq development of A Promising Semantics for Relaxed-Memory Concurrency
  ☆41Updated last year
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆145Updated 2 weeks ago
• mit-plv / hemiola
  A Coq framework to support structural design and proof of hardware cache-coherence protocols
  ☆14Updated 3 years ago
• calyxir / calyx-riscv
  RISCV Core written in Calyx
  ☆17Updated last year
• hongseok-yang / logic21
  ☆22Updated 4 years ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated this week
• snu-sf-class / sf202301
  컴퓨터 신기술 특강
  ☆10Updated 2 years ago
• prosyslab-classroom / cs524-program-analysis
  ☆62Updated last month
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated 2 years ago
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆39Updated 5 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆65Updated 3 months ago
• cucapra / filament
  Fearless hardware design
  ☆183Updated 2 months ago
• snu-csl / pyrisc
  The Educational RISC-V Toolset in Python
  ☆38Updated 2 years ago