kaist-cp / shakeflowLinks
ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators (ASPLOS 2023)
☆56Updated 11 months ago
Alternatives and similar repositories for shakeflow
Users that are interested in shakeflow are comparing it to the libraries listed below
Sorting:
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!☆20Updated last year
- ☆43Updated last year
- Memento: A Framework for Detectable Recoverability in Persistent Memory (PLDI 2023)☆18Updated 2 years ago
- ☆133Updated 2 years ago
- KAIST Educational Virtualization☆16Updated last year
- KECC: KAIST Educational C Compiler. IMPORTANT: DON'T FORK!☆176Updated 6 months ago
- CIRC: Concurrent Immediate Reference Counting☆54Updated last year
- A translation validation framework for MLIR☆90Updated 9 months ago
- ☆23Updated 4 years ago
- A Hardware Pipeline Description Language☆49Updated 5 months ago
- Support for language highlighting of KECC(KAIST Educational C Compiler) IR☆12Updated 3 years ago
- ☆40Updated 4 years ago
- ☆19Updated 2 years ago
- ☆22Updated 4 years ago
- A enumerator for MLIR, relying on the information given by IRDL.☆22Updated last month
- ☆21Updated this week
- High level synthesis language for hardware design☆79Updated 2 weeks ago
- ☆55Updated 3 weeks ago
- Time-sensitive affine types for predictable hardware generation☆147Updated 2 months ago
- compiling DSLs to high-level hardware instructions☆23Updated 3 years ago
- Symbolic execution tool for Sail ISA specifications☆82Updated last week
- Tutorial for refinement based verification☆15Updated 2 years ago
- The Coq development of A Promising Semantics for Relaxed-Memory Concurrency☆42Updated last year
- 컴퓨터 신기술 특강☆10Updated 2 years ago
- SMR Benchmark: A Microbenchmark Suite for Concurrent Safe Memory Reclamation Schemes☆44Updated 4 months ago
- RISCV Core written in Calyx☆17Updated last year
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14Updated 3 years ago
- A core language for rule-based hardware design 🦑☆166Updated 3 weeks ago
- BTOR2 MLIR project☆26Updated last year
- A set of tools that automate the execution of scarab simulations☆18Updated this week