Alternatives and similar repositories for shakeflow

Users that are interested in shakeflow are comparing it to the libraries listed below

• kaist-cp / hazardflow
  HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!
  ☆19Updated 9 months ago
• kaist-cp / cs492-uarch
  ☆43Updated 10 months ago
• kaist-cp / memento
  Memento: A Framework for Detectable Recoverability in Persistent Memory (PLDI 2023)
  ☆17Updated 2 years ago
• kaist-cp / rv6
  ☆132Updated 2 years ago
• kaist-cp / circ
  CIRC: Concurrent Immediate Reference Counting
  ☆52Updated 10 months ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆46Updated 2 months ago
• casys-kaist / kev
  KAIST Educational Virtualization
  ☆15Updated 11 months ago
• kaist-cp / kecc-public
  KECC: KAIST Educational C Compiler. IMPORTANT: DON'T FORK!
  ☆171Updated 3 months ago
• aqjune / mlir-tv
  A translation validation framework for MLIR
  ☆87Updated 6 months ago
• kaist-cp / helpdesk
  ☆23Updated 4 years ago
• vegaluisjose / reticle
  ☆40Updated 4 years ago
• hongseok-yang / graduatePL23
  ☆19Updated last year
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆145Updated last week
• hyn2028 / kecc-ir-highlight
  Support for language highlighting of KECC(KAIST Educational C Compiler) IR
  ☆12Updated 3 years ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆160Updated 3 months ago
• hongseok-yang / logic21
  ☆22Updated 4 years ago
• uwplse / rake
  compiling DSLs to high-level hardware instructions
  ☆23Updated 2 years ago
• mit-plv / hemiola
  A Coq framework to support structural design and proof of hardware cache-coherence protocols
  ☆14Updated 3 years ago
• snu-csl / pyrisc
  The Educational RISC-V Toolset in Python
  ☆38Updated 2 years ago
• snu-sf / promising-coq
  The Coq development of A Promising Semantics for Relaxed-Memory Concurrency
  ☆41Updated 11 months ago
• calyxir / calyx-riscv
  RISCV Core written in Calyx
  ☆17Updated last year
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆64Updated 2 months ago
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆39Updated 5 years ago
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆545Updated this week
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• gussmith23 / glenside
  A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…
  ☆70Updated 3 months ago
• multifacet / 0sim-workspace
  Tools and experiments for 0sim. Simulate system software behavior on machines with terabytes of main memory from your desktop.
  ☆21Updated 5 years ago
• daniellustig / riscv-memory-model
  A formalization of the RVWMO (RISC-V) memory model
  ☆35Updated 3 years ago
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated 2 years ago