Tools based upon slang for language server purpose
☆24Sep 4, 2026Updated this week
Alternatives and similar repositories for slang-lsp-tools
Users that are interested in slang-lsp-tools are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A tool for analysing the source-level static connectivity of a SystemVerilog design☆26Jul 18, 2026Updated last month
- A SystemVerilog language server based on the Slang library.☆310Updated this week
- SystemVerilog design elaborator into word-level netlist form☆249Updated this week
- SystemVerilog compiler and language services☆1,130Updated this week
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆39Jan 26, 2026Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆20Mar 3, 2026Updated 6 months ago
- ☆13Feb 13, 2021Updated 5 years ago
- Implementation of Tagged Memory security policies into Rocket Core☆10Nov 8, 2016Updated 9 years ago
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- Test dashboard for verification features in Verilator☆35Updated this week
- ☆12May 20, 2021Updated 5 years ago
- Equivalence checking with Yosys☆62Updated this week
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆85Mar 28, 2026Updated 5 months ago
- Consistency checker for memory subsystem traces☆23Oct 10, 2016Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 13 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆474Updated this week
- Nix flake for more up-to-date versions of EDA tools☆34Aug 27, 2026Updated last week
- ☆33Jan 7, 2025Updated last year
- command line tool for frequent amaranth HDL tasks (generate sources, show design)☆17Dec 27, 2021Updated 4 years ago
- A SystemVerilog Language Server☆209Nov 30, 2025Updated 9 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆18Jul 12, 2024Updated 2 years ago
- ☆20Aug 20, 2025Updated last year
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- ☆99Jul 22, 2026Updated last month
- Tcl package that provides access to a Python interpreter☆16Sep 1, 2022Updated 4 years ago
- The SiFive wake build tool☆94Updated this week
- A dependency management tool for hardware projects.☆390Updated this week
- Simple template-based UVM code generator☆31Apr 15, 2026Updated 4 months ago
- SystemVerilog synthesis tool☆236Mar 10, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 7 months ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- firrtlator is a FIRRTL C++ library☆23Dec 15, 2016Updated 9 years ago
- A Docker image for Mentor/Siemens Questa☆13Sep 26, 2023Updated 2 years ago
- Filelist generator☆21Updated this week
- high-performance RTL simulator☆195Aug 4, 2026Updated last month
- ☆26Apr 17, 2026Updated 4 months ago