suzizecat / slang-lsp-toolsLinks
Tools based upon slang for language server purpose
☆15Updated this week
Alternatives and similar repositories for slang-lsp-tools
Users that are interested in slang-lsp-tools are comparing it to the libraries listed below
Sorting:
- Python bindings for slang, a library for compiling SystemVerilog☆60Updated 6 months ago
- Repurposing existing HDL tools to help writing better code☆215Updated last year
- Hardware generator debugger☆74Updated last year
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆70Updated last week
- Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.☆39Updated last year
- HTML & Js based VCD viewer☆61Updated last week
- Generate address space documentation HTML from compiled SystemRDL input☆54Updated last month
- A SystemVerilog Language Server☆177Updated 3 months ago
- Doxygen with verilog support☆38Updated 6 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆47Updated 10 months ago
- Python library for operations with VCD and other digital wave files☆51Updated last month
- SystemVerilog grammar for tree-sitter☆104Updated 8 months ago
- A command-line tool for displaying vcd waveforms.☆59Updated last year
- Open Source Verification Bundle for VHDL and System Verilog☆45Updated last year
- ☆115Updated last year
- ☆27Updated this week
- Python interface for cross-calling with HDL☆34Updated last month
- Python packages providing a library for Verification Stimulus and Coverage☆123Updated this week
- SystemVerilog Linter based on pyslang☆31Updated 2 months ago
- Making cocotb testbenches that bit easier☆34Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26Updated this week
- A SystemVerilog source file pickler.☆59Updated 9 months ago
- Simple parser for extracting VHDL documentation☆71Updated last year
- YosysHQ SVA AXI Properties☆41Updated 2 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆46Updated 8 months ago
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆114Updated last year
- Constrained random stimuli generation for C++ and SystemC☆52Updated last year
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆222Updated this week
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆80Updated 9 months ago
- SystemVerilog frontend for Yosys☆143Updated this week