suzizecat / slang-lsp-toolsLinks
Tools based upon slang for language server purpose
☆17Updated 2 weeks ago
Alternatives and similar repositories for slang-lsp-tools
Users that are interested in slang-lsp-tools are comparing it to the libraries listed below
Sorting:
- Hardware generator debugger☆76Updated last year
- Python bindings for slang, a library for compiling SystemVerilog☆64Updated 9 months ago
- A SystemVerilog language server based on the Slang parser and library.☆44Updated last week
- Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.☆40Updated last year
- Repurposing existing HDL tools to help writing better code☆217Updated last year
- Determines the modules declared and instantiated in a SystemVerilog file☆47Updated last year
- ☆12Updated 4 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26Updated last month
- A command-line tool for displaying vcd waveforms.☆62Updated last year
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆71Updated this week
- ☆30Updated 3 weeks ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆49Updated 11 months ago
- ☆120Updated last year
- A SystemVerilog source file pickler.☆60Updated last year
- Python interface for cross-calling with HDL☆39Updated last week
- Python library for operations with VCD and other digital wave files☆53Updated 4 months ago
- Generate address space documentation HTML from compiled SystemRDL input☆57Updated last month
- Rust Test Bench - write HDL tests in Rust.☆23Updated 2 years ago
- A SystemVerilog Language Server☆184Updated 6 months ago
- Python packages providing a library for Verification Stimulus and Coverage☆127Updated 3 weeks ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- Test dashboard for verification features in Verilator☆27Updated this week
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆48Updated 9 months ago
- SystemVerilog frontend for Yosys☆165Updated last week
- SystemVerilog Linter based on pyslang☆31Updated 5 months ago
- Making cocotb testbenches that bit easier☆36Updated 2 weeks ago
- SystemVerilog grammar for tree-sitter☆108Updated 11 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆234Updated last month
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆48Updated 4 years ago
- WAL enables programmable waveform analysis.☆156Updated 4 months ago