Tools based upon slang for language server purpose
☆24Sep 10, 2026Updated last month
Alternatives and similar repositories for slang-lsp-tools
Users that are interested in slang-lsp-tools are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A tool for analysing the source-level static connectivity of a SystemVerilog design☆29Oct 7, 2026Updated last week
- A SystemVerilog language server based on the Slang library.☆333Oct 9, 2026Updated last week
- SystemVerilog design elaborator into word-level netlist form☆252Updated this week
- SystemVerilog compiler and language services☆1,164Updated this week
- ☆21Mar 3, 2026Updated 7 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆40Oct 8, 2026Updated last week
- ☆13Feb 13, 2021Updated 5 years ago
- Implementation of Tagged Memory security policies into Rocket Core☆10Nov 8, 2016Updated 9 years ago
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- Test dashboard for verification features in Verilator☆35Updated this week
- ☆12May 20, 2021Updated 5 years ago
- Equivalence checking with Yosys☆65Updated this week
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆88Mar 28, 2026Updated 6 months ago
- Consistency checker for memory subsystem traces☆23Oct 10, 2016Updated 10 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 13 years ago
- Fiber-based SystemVerilog Simulator.☆25Jul 29, 2022Updated 4 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Oct 9, 2026Updated last week
- Nix flake for more up-to-date versions of EDA tools☆34Updated this week
- ☆33Jan 7, 2025Updated last year
- command line tool for frequent amaranth HDL tasks (generate sources, show design)☆17Dec 27, 2021Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A SystemVerilog Language Server☆211Nov 30, 2025Updated 10 months ago
- ☆18Jul 12, 2024Updated 2 years ago
- ☆20Aug 20, 2025Updated last year
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- python GUI mpd client for raspberry pi with official rpi display☆10Apr 14, 2026Updated 6 months ago
- ☆102Jul 22, 2026Updated 2 months ago
- Tcl package that provides access to a Python interpreter☆16Sep 1, 2022Updated 4 years ago
- A dependency management tool for hardware projects.☆398Oct 1, 2026Updated 2 weeks ago
- Simple template-based UVM code generator☆32Apr 15, 2026Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 8 months ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- firrtlator is a FIRRTL C++ library☆23Dec 15, 2016Updated 9 years ago
- A Docker image for Mentor/Siemens Questa☆13Sep 26, 2023Updated 3 years ago
- Filelist generator☆21Sep 14, 2026Updated last month
- high-performance RTL simulator☆196Aug 4, 2026Updated 2 months ago