thesourcerer8 / StdCellLibLinks
LibreSilicon's Standard Cell Library Generator
☆18Updated last year
Alternatives and similar repositories for StdCellLib
Users that are interested in StdCellLib are comparing it to the libraries listed below
Sorting:
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 4 years ago
- ☆20Updated 3 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆22Updated 5 years ago
- SRAM☆8Updated 4 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆22Updated 5 months ago
- ☆36Updated 2 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆23Updated 6 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆12Updated 4 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 2 years ago
- ☆44Updated 5 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 2 months ago
- tools regarding on analog modeling, validation, and generation☆22Updated 2 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- ☆33Updated 2 years ago
- Open Analog Design Environment☆24Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆11Updated 4 years ago
- ☆16Updated 7 months ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Skywater 130nm Klayout Device Generators PDK☆31Updated 11 months ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- ☆11Updated 2 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 4 years ago
- Open source process design kit for 28nm open process☆59Updated last year
- ☆18Updated 7 months ago