thesourcerer8 / StdCellLibLinks
LibreSilicon's Standard Cell Library Generator
☆20Updated last week
Alternatives and similar repositories for StdCellLib
Users that are interested in StdCellLib are comparing it to the libraries listed below
Sorting:
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆25Updated 3 months ago
- ☆20Updated 3 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆11Updated 5 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆32Updated 4 years ago
- ☆38Updated 3 years ago
- ☆18Updated 11 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- ☆44Updated 5 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Open source process design kit for 28nm open process☆65Updated last year
- Library of open source Process Design Kits (PDKs)☆56Updated 2 weeks ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆24Updated 6 years ago
- ☆56Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆28Updated 3 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 5 years ago
- Open Analog Design Environment☆24Updated 2 years ago
- tools regarding on analog modeling, validation, and generation☆22Updated 2 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 9 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆23Updated 5 years ago
- A configurable SRAM generator☆56Updated 2 months ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆14Updated 6 months ago
- Open Source PHY v2☆31Updated last year
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆14Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- ☆17Updated 11 months ago
- An Open Source Link Protocol and Controller☆27Updated 4 years ago
- sram/rram/mram.. compiler☆42Updated 2 years ago