thesourcerer8 / StdCellLibLinks
LibreSilicon's Standard Cell Library Generator
☆20Updated last week
Alternatives and similar repositories for StdCellLib
Users that are interested in StdCellLib are comparing it to the libraries listed below
Sorting:
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆26Updated 3 months ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆11Updated 5 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆14Updated 4 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆32Updated 4 years ago
- ☆38Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Open source process design kit for 28nm open process☆61Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆44Updated 5 years ago
- ☆20Updated 3 years ago
- ☆18Updated 11 months ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆14Updated 6 months ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- Open Source PHY v2☆31Updated last year
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆23Updated 5 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆28Updated 3 years ago
- ☆17Updated 11 months ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆24Updated 6 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆13Updated 4 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- A configurable SRAM generator☆54Updated last month
- A current mode buck converter on the SKY130 PDK☆30Updated 4 years ago
- Open Analog Design Environment☆24Updated 2 years ago
- tools regarding on analog modeling, validation, and generation☆22Updated 2 years ago
- Library of open source Process Design Kits (PDKs)☆52Updated last week
- Completed LDO Design for Skywaters 130nm☆16Updated 2 years ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago