LibreSilicon's Standard Cell Library Generator
☆22Oct 30, 2025Updated 4 months ago
Alternatives and similar repositories for StdCellLib
Users that are interested in StdCellLib are comparing it to the libraries listed below
Sorting:
- ☆20Nov 22, 2021Updated 4 years ago
- Copyleftist's Standard Cell Library☆101May 2, 2024Updated last year
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- Reinforcement learning assisted analog layout design flow.☆27Jun 17, 2024Updated last year
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- Open Analog Design Environment☆25May 19, 2023Updated 2 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆29Jan 21, 2025Updated last year
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 5 years ago
- SRAM build space for SKY130 provided by SkyWater.☆25Oct 20, 2021Updated 4 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆70Nov 26, 2025Updated 3 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆19Apr 10, 2023Updated 2 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated 11 months ago
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 5 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆20May 16, 2023Updated 2 years ago
- ☆26Apr 24, 2021Updated 4 years ago
- FPGA250 aboard the eFabless Caravel☆33Dec 22, 2020Updated 5 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆73Oct 4, 2021Updated 4 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆14Dec 8, 2020Updated 5 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- ☆19Oct 28, 2024Updated last year
- ☆19Dec 15, 2022Updated 3 years ago
- Open source process design kit for 28nm open process☆72Apr 23, 2024Updated last year
- ☆30Aug 19, 2019Updated 6 years ago
- ☆17Nov 4, 2024Updated last year
- Symbolic differentation of algebraic expressions with Python and Tcl interfaces.☆19Oct 12, 2025Updated 5 months ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆13Updated this week
- ASTRAN - Automatic Synthesis of Transistor Networks☆66Apr 4, 2022Updated 3 years ago
- Easy access to OpenSource TCAD Tools☆44Dec 27, 2025Updated 2 months ago
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- A configurable SRAM generator☆58Mar 4, 2026Updated 2 weeks ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆47Mar 3, 2026Updated 2 weeks ago
- A current mode buck converter on the SKY130 PDK☆35Jun 17, 2021Updated 4 years ago
- ☆38Jul 11, 2022Updated 3 years ago
- SKY130 ReRAM and examples (SkyWater Provided)☆44Apr 20, 2022Updated 3 years ago