LibreSilicon's Standard Cell Library Generator
☆25Aug 22, 2026Updated 2 months ago
Alternatives and similar repositories for StdCellLib
Users that are interested in StdCellLib are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆21Nov 22, 2021Updated 4 years ago
- Copyleftist's Standard Cell Library☆107May 2, 2024Updated 2 years ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- ASTRAN - Automatic Synthesis of Transistor Networks☆70Apr 4, 2022Updated 4 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Reinforcement learning assisted analog layout design flow.☆33Jun 17, 2024Updated 2 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 6 years ago
- SRAM build space for SKY130 provided by SkyWater.☆26Oct 20, 2021Updated 5 years ago
- ☆15Jul 6, 2026Updated 3 months ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆22May 16, 2023Updated 3 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆16Jul 22, 2020Updated 6 years ago
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 5 years ago
- SKY130 ReRAM and examples (SkyWater Provided)☆47Apr 20, 2022Updated 4 years ago
- ☆27Apr 24, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆75Sep 12, 2026Updated last month
- A collection of big designs to run post-synthesis simulations with yosys☆52Oct 27, 2015Updated 11 years ago
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- This repository is the GF180MCU port of Caravel. For more information about Caravel, see the original repo at https://github.com/efables…☆12Dec 6, 2023Updated 2 years ago
- Circuit Release for Analog Test Cases from UW IDEA project☆10Sep 14, 2022Updated 4 years ago
- Easy access to OpenSource TCAD Tools☆50Jun 25, 2026Updated 4 months ago
- Symbolic differentation of algebraic expressions with Python and Tcl interfaces.☆20Updated this week
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 5 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆75Oct 4, 2021Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆30Jan 21, 2025Updated last year
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 10 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆22Jun 25, 2026Updated 4 months ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated last year
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- ☆44Jan 26, 2020Updated 6 years ago
- ☆12Dec 22, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 5 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆29Feb 18, 2021Updated 5 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 5 years ago
- ☆12Feb 10, 2020Updated 6 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆34Aug 28, 2023Updated 3 years ago
- Time to Digital Converter (TDC)☆38Dec 27, 2020Updated 5 years ago
- wavedrom to verilog converter☆18Sep 14, 2021Updated 5 years ago