google / skywater-pdk-libs-sky130_fd_bd_sram
SRAM build space for SKY130 provided by SkyWater.
☆21Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for skywater-pdk-libs-sky130_fd_bd_sram
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆16Updated last year
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆22Updated last year
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆46Updated 2 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆17Updated last year
- Primitives for SKY130 provided by SkyWater.☆23Updated 8 months ago
- SRAM build space for the GF180MCU provided by GlobalFoundries.☆10Updated 2 years ago
- ☆36Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆43Updated last year
- Primitives for GF180MCU provided by GlobalFoundries.☆47Updated last year
- ☆17Updated 5 months ago
- LibreSilicon's Standard Cell Library Generator☆17Updated 6 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- IO and periphery cells for the GF180MCU provided by GlobalFoundries.☆13Updated last year
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆12Updated 3 years ago
- An automatic clock gating utility☆43Updated 4 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Updated 3 years ago
- ☆17Updated 3 weeks ago
- SKY130 ReRAM and examples (SkyWater Provided)☆36Updated 2 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆26Updated last month
- A padring generator for ASICs☆22Updated last year
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆44Updated this week
- submission repository for efabless mpw6 shuttle☆30Updated 10 months ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- Library of open source Process Design Kits (PDKs)☆28Updated last week
- ☆13Updated 4 years ago
- ☆38Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- ☆33Updated last year
- Source-Opened RISCV for Crypto☆14Updated 2 years ago