google / skywater-pdk-libs-sky130_fd_bd_sramLinks
SRAM build space for SKY130 provided by SkyWater.
☆25Updated 4 years ago
Alternatives and similar repositories for skywater-pdk-libs-sky130_fd_bd_sram
Users that are interested in skywater-pdk-libs-sky130_fd_bd_sram are comparing it to the libraries listed below
Sorting:
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆51Updated 3 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆19Updated 2 years ago
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆26Updated 3 years ago
- Primitives for SKY130 provided by SkyWater.☆35Updated last year
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Updated 3 years ago
- ☆38Updated 3 years ago
- SKY130 ReRAM and examples (SkyWater Provided)☆44Updated 3 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆55Updated 2 years ago
- LibreSilicon's Standard Cell Library Generator☆22Updated 3 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆31Updated 2 years ago
- Raw data collected about the SKY130 process technology.☆61Updated 2 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆13Updated this week
- An open source PDK using TIGFET 10nm devices.☆55Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 3 years ago
- Quick'n'dirty FuseSoC+cocotb example☆19Updated last year
- IO and periphery cells for the GF180MCU provided by GlobalFoundries.☆14Updated 3 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆51Updated 10 months ago
- Open Analog Design Environment☆25Updated 2 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆29Updated last year
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Updated last month
- Prefix tree adder space exploration library☆56Updated this week
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 6 months ago
- ☆45Updated 11 months ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆64Updated 5 months ago
- "High density" digital standard cells for SKY130 provided by SkyWater.☆23Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆56Updated this week
- A padring generator for ASICs☆25Updated 2 years ago
- ☆58Updated 10 months ago