ic-lab-duth / Fast-Float4HLS
Fast Floating Point Operators for High Level Synthesis
☆20Updated 2 years ago
Alternatives and similar repositories for Fast-Float4HLS:
Users that are interested in Fast-Float4HLS are comparing it to the libraries listed below
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated last year
- Wraps the NVDLA project for Chipyard integration☆19Updated this week
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- Stencil with Optimized Dataflow Architecture☆12Updated last year
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- For CPU experiment☆9Updated 4 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆38Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 5 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 6 months ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆35Updated 5 months ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16Updated 3 years ago
- Algorithmic C Machine Learning Library☆22Updated 3 months ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12Updated 5 years ago
- ☆3Updated 3 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 5 years ago
- ☆26Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 3 weeks ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆31Updated 3 weeks ago
- cycle accurate Network-on-Chip Simulator☆27Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆11Updated 3 months ago