ic-lab-duth / Fast-Float4HLS
Fast Floating Point Operators for High Level Synthesis
☆16Updated last year
Related projects: ⓘ
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆34Updated 2 years ago
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 3 weeks ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆20Updated 2 years ago
- Stencil with Optimized Dataflow Architecture☆12Updated 6 months ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆17Updated last year
- ☆21Updated 4 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆20Updated 3 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated last year
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆26Updated last year
- Wraps the NVDLA project for Chipyard integration☆20Updated 6 months ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆13Updated 4 years ago
- ☆27Updated 5 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆19Updated 3 weeks ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆23Updated 4 years ago
- ☆31Updated 3 years ago
- Fibertree emulator☆11Updated last month
- ☆17Updated 6 years ago
- ☆3Updated 3 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆17Updated 8 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆14Updated 5 months ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- ☆13Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- cycle accurate Network-on-Chip Simulator☆24Updated last year