Fast Floating Point Operators for High Level Synthesis
☆24Feb 23, 2023Updated 3 years ago
Alternatives and similar repositories for Fast-Float4HLS
Users that are interested in Fast-Float4HLS are comparing it to the libraries listed below
Sorting:
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆23Jul 29, 2022Updated 3 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Jun 23, 2023Updated 2 years ago
- Algorithmic C Machine Learning Library☆26Jan 6, 2026Updated 2 months ago
- ☆14Apr 8, 2025Updated 11 months ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Mar 15, 2020Updated 6 years ago
- HLS for Networks-on-Chip☆39Feb 18, 2021Updated 5 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Dec 16, 2021Updated 4 years ago
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated 2 years ago
- The code for Channel-Level Variable Quantization Network for Deep Image Compression (IJCAI 2020)☆30Jul 23, 2021Updated 4 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- ☆30Apr 26, 2019Updated 6 years ago
- DUTH RISC-V Microprocessor☆25Dec 4, 2024Updated last year
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆32Nov 7, 2024Updated last year
- STONNE Simulator integrated into SST Simulator☆22Apr 5, 2024Updated last year
- Neural Network Quantization With Fractional Bit-widths☆11Feb 19, 2021Updated 5 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Aug 18, 2017Updated 8 years ago
- CPrune: Compiler-Informed Model Pruning for Efficient Target-Aware DNN Execution☆17Jun 25, 2023Updated 2 years ago
- Explore Graph Convolutional Networks☆17Jul 6, 2023Updated 2 years ago
- ☆10Nov 27, 2024Updated last year
- ☆19Mar 17, 2021Updated 5 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆27Jul 4, 2019Updated 6 years ago
- A intelligent matrix format designer for SpMV☆10Oct 10, 2023Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Feb 6, 2020Updated 6 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆34Oct 23, 2024Updated last year
- ☆47Feb 26, 2026Updated 3 weeks ago
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆117Jun 15, 2025Updated 9 months ago
- Wraps the NVDLA project for Chipyard integration☆22Sep 2, 2025Updated 6 months ago
- BSC Development Workstation (BDW)☆32Feb 16, 2026Updated last month
- ☆16Apr 10, 2023Updated 2 years ago
- ElGamal cryptosystem for JavaScript.☆27May 26, 2016Updated 9 years ago
- ☆22Sep 27, 2022Updated 3 years ago
- ☆11Apr 3, 2017Updated 8 years ago
- ☆37Sep 17, 2024Updated last year
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆62Dec 3, 2021Updated 4 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Oct 6, 2019Updated 6 years ago
- Provide user-defined initialization semantics for arithmetic types.☆12Aug 26, 2018Updated 7 years ago
- ☆13Feb 13, 2021Updated 5 years ago