Fast Floating Point Operators for High Level Synthesis
☆24Feb 23, 2023Updated 3 years ago
Alternatives and similar repositories for Fast-Float4HLS
Users that are interested in Fast-Float4HLS are comparing it to the libraries listed below
Sorting:
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆23Jul 29, 2022Updated 3 years ago
- Algorithmic C Machine Learning Library☆26Jan 6, 2026Updated last month
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated 2 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Jun 23, 2023Updated 2 years ago
- ☆10Nov 27, 2024Updated last year
- A intelligent matrix format designer for SpMV☆10Oct 10, 2023Updated 2 years ago
- ☆14Apr 8, 2025Updated 10 months ago
- Neural Network Quantization With Fractional Bit-widths☆11Feb 19, 2021Updated 5 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆32Nov 7, 2024Updated last year
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Aug 18, 2017Updated 8 years ago
- The code for Channel-Level Variable Quantization Network for Deep Image Compression (IJCAI 2020)☆30Jul 23, 2021Updated 4 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Dec 16, 2021Updated 4 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Mar 15, 2020Updated 5 years ago
- Wraps the NVDLA project for Chipyard integration☆22Sep 2, 2025Updated 6 months ago
- ☆16Apr 10, 2023Updated 2 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆22Apr 5, 2024Updated last year
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆27Jul 4, 2019Updated 6 years ago
- ☆45Updated this week
- ☆19Mar 17, 2021Updated 4 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Oct 6, 2019Updated 6 years ago
- This is an implementation of YOLO using LSQ network quantization method.☆22Apr 13, 2022Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Feb 6, 2020Updated 6 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Jul 26, 2024Updated last year
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆93Aug 4, 2025Updated 6 months ago
- ☆22Sep 27, 2022Updated 3 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆62Dec 3, 2021Updated 4 years ago
- We have implemented a framework that supports developers to structured prune neural networks of Tensorflow Models☆28Nov 7, 2024Updated last year
- cycle accurate Network-on-Chip Simulator☆33Jan 4, 2026Updated last month
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Dec 4, 2024Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆182Aug 16, 2025Updated 6 months ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆116Jun 15, 2025Updated 8 months ago
- IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis☆27Jun 24, 2022Updated 3 years ago
- ☆38Jul 9, 2024Updated last year
- Approximate layers - TensorFlow extension☆27Apr 14, 2025Updated 10 months ago
- BSC Development Workstation (BDW)☆32Feb 16, 2026Updated last week
- ☆33Nov 6, 2024Updated last year