ic-lab-duth / Fast-Float4HLSLinks
Fast Floating Point Operators for High Level Synthesis
☆21Updated 2 years ago
Alternatives and similar repositories for Fast-Float4HLS
Users that are interested in Fast-Float4HLS are comparing it to the libraries listed below
Sorting:
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 9 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- Stencil with Optimized Dataflow Architecture☆12Updated last year
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- ☆27Updated 5 years ago
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- Wraps the NVDLA project for Chipyard integration☆20Updated last month
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆26Updated 5 years ago
- ☆35Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- Algorithmic C Machine Learning Library☆23Updated 5 months ago
- Tutorial for integrating PyMTL and Vivado HLS☆18Updated 9 years ago
- ☆12Updated 8 months ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- ☆12Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- ☆29Updated 6 years ago
- RISC-V ISA based 32-bit processor written in HLS☆17Updated 5 years ago
- ☆4Updated 4 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16Updated 4 years ago