Fast Floating Point Operators for High Level Synthesis
☆25Feb 23, 2023Updated 3 years ago
Alternatives and similar repositories for Fast-Float4HLS
Users that are interested in Fast-Float4HLS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆23Jul 29, 2022Updated 3 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Jun 23, 2023Updated 2 years ago
- Algorithmic C Machine Learning Library☆29Jan 6, 2026Updated 3 months ago
- ☆14Apr 8, 2025Updated last year
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Mar 15, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- HLS for Networks-on-Chip☆39Feb 18, 2021Updated 5 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Dec 16, 2021Updated 4 years ago
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated 2 years ago
- The code for Channel-Level Variable Quantization Network for Deep Image Compression (IJCAI 2020)☆30Jul 23, 2021Updated 4 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆41May 17, 2022Updated 3 years ago
- DUTH RISC-V Microprocessor☆25Apr 5, 2026Updated 3 weeks ago
- ☆30Apr 26, 2019Updated 7 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆35Nov 7, 2024Updated last year
- STONNE Simulator integrated into SST Simulator☆22Apr 5, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Neural Network Quantization With Fractional Bit-widths☆11Feb 19, 2021Updated 5 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Aug 18, 2017Updated 8 years ago
- CPrune: Compiler-Informed Model Pruning for Efficient Target-Aware DNN Execution☆17Jun 25, 2023Updated 2 years ago
- ☆10Nov 27, 2024Updated last year
- ☆19Mar 17, 2021Updated 5 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆28Jul 4, 2019Updated 6 years ago
- A intelligent matrix format designer for SpMV☆10Oct 10, 2023Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆56Feb 6, 2020Updated 6 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆47Mar 31, 2026Updated last month
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆117Jun 15, 2025Updated 10 months ago
- Wraps the NVDLA project for Chipyard integration☆23Sep 2, 2025Updated 7 months ago
- ElGamal cryptosystem for JavaScript.☆27May 26, 2016Updated 9 years ago
- BSC Development Workstation (BDW)☆32Mar 29, 2026Updated last month
- ☆16Apr 10, 2023Updated 3 years ago
- ☆22Sep 27, 2022Updated 3 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆62Dec 3, 2021Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Oct 6, 2019Updated 6 years ago
- Provide user-defined initialization semantics for arithmetic types.☆11Mar 29, 2026Updated last month
- ☆13Feb 13, 2021Updated 5 years ago
- GNU Guix zephyrRTOS integration☆16Apr 3, 2026Updated 3 weeks ago
- ☆10Nov 23, 2015Updated 10 years ago
- Vector processor for RISC-V vector ISA☆139Oct 19, 2020Updated 5 years ago
- Arch Linux RISC-V images for Banana Pi F3 with SpacemiT K1 / M1 / X60.☆12Dec 21, 2025Updated 4 months ago