cdkersey / chdlLinks
A C++ Hardware Description Language and Toolchain
☆23Updated last year
Alternatives and similar repositories for chdl
Users that are interested in chdl are comparing it to the libraries listed below
Sorting:
- A powerful and modern open-source architecture description language.☆42Updated 7 years ago
- Visual Simulation of Register Transfer Logic☆99Updated 5 months ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Debuggable hardware generator☆69Updated 2 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆37Updated last year
- ILA Model Database☆23Updated 4 years ago
- A time-predictable processor for mixed-criticality systems☆59Updated 9 months ago
- ☆103Updated 3 years ago
- C++17 implementation of an AST for Verilog code generation☆24Updated 2 years ago
- A Tiny Processor Core☆110Updated last month
- Chisel library for Unum Type-III Posit Arithmetic☆39Updated 4 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated 2 weeks ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Benchmarks for High-Level Synthesis☆10Updated 2 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆83Updated 10 months ago
- Floating point modules for CHISEL☆31Updated 10 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Xtext project to parse CoreDSL files☆20Updated 6 months ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆162Updated 2 months ago
- C library for the emulation of reduced-precision floating point types☆52Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆110Updated 3 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated last month
- Port of LLVM/Clang C compiler to Nyuzi parallel processor architecture☆64Updated 2 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Documentation for the BOOM processor☆47Updated 8 years ago