cdkersey / chdlLinks
A C++ Hardware Description Language and Toolchain
☆23Updated 2 years ago
Alternatives and similar repositories for chdl
Users that are interested in chdl are comparing it to the libraries listed below
Sorting:
- C++17 implementation of an AST for Verilog code generation☆24Updated 2 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆152Updated 2 weeks ago
- ☆104Updated 3 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Debuggable hardware generator☆70Updated 2 years ago
- A Tiny Processor Core☆114Updated 6 months ago
- A powerful and modern open-source architecture description language.☆49Updated 8 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 5 years ago
- PACoGen: Posit Arithmetic Core Generator☆76Updated 6 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆39Updated last year
- Floating point modules for CHISEL☆32Updated 11 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆45Updated 9 months ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- A low-level intermediate representation for hardware description languages☆28Updated 5 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆32Updated 4 years ago
- Xtext project to parse CoreDSL files☆24Updated 3 months ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- C library for the emulation of reduced-precision floating point types☆54Updated 2 years ago
- A collection of benchmarks and tests for the Patmos processor and compiler☆18Updated last year
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 8 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆44Updated 7 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- A Hardware Pipeline Description Language☆49Updated 6 months ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 6 years ago
- ESESC: A Fast Multicore Simulator☆140Updated 2 months ago
- Next generation CGRA generator☆118Updated this week
- A time-predictable processor for mixed-criticality systems☆60Updated last year
- RiscyOO: RISC-V Out-of-Order Processor☆170Updated 5 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆87Updated 3 months ago
- ☆13Updated 8 years ago