cdkersey / chdlLinks
A C++ Hardware Description Language and Toolchain
☆23Updated 2 years ago
Alternatives and similar repositories for chdl
Users that are interested in chdl are comparing it to the libraries listed below
Sorting:
- A powerful and modern open-source architecture description language.☆45Updated 8 years ago
- C++17 implementation of an AST for Verilog code generation☆24Updated 2 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Visual Simulation of Register Transfer Logic☆106Updated 3 months ago
- Debuggable hardware generator☆70Updated 2 years ago
- A Tiny Processor Core☆114Updated 4 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆149Updated 2 weeks ago
- Chisel library for Unum Type-III Posit Arithmetic☆45Updated 7 months ago
- A time-predictable processor for mixed-criticality systems☆60Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- ☆104Updated 3 years ago
- ILA Model Database☆24Updated 5 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆37Updated last year
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Floating point modules for CHISEL☆31Updated 11 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆32Updated 4 years ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆168Updated last month
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆25Updated 8 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- Memory consistency model checking and test generation library.☆15Updated 9 years ago
- C library for the emulation of reduced-precision floating point types☆53Updated 2 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 6 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆126Updated last year
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Updated 3 months ago