cdkersey / chdlLinks
A C++ Hardware Description Language and Toolchain
☆23Updated last year
Alternatives and similar repositories for chdl
Users that are interested in chdl are comparing it to the libraries listed below
Sorting:
- ☆103Updated 3 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- TestFloat release 3☆63Updated 4 months ago
- A Tiny Processor Core☆110Updated last month
- Chisel library for Unum Type-III Posit Arithmetic☆39Updated 3 months ago
- Debuggable hardware generator☆69Updated 2 years ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- PACoGen: Posit Arithmetic Core Generator☆73Updated 5 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆106Updated 2 months ago
- A powerful and modern open-source architecture description language.☆42Updated 7 years ago
- C++ truth table library☆57Updated last month
- Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …☆181Updated 3 months ago
- A circuit toolkit☆103Updated 5 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆227Updated last week
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆144Updated last month
- ☆15Updated 4 years ago
- Mutation Cover with Yosys (MCY)☆85Updated last week
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆160Updated last month
- A time-predictable processor for mixed-criticality systems☆59Updated 8 months ago
- CoreIR Symbolic Analyzer☆73Updated 4 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆25Updated 7 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated 3 weeks ago
- A Modeling and Verification Platform for SoCs using ILAs☆78Updated last year
- Visual Simulation of Register Transfer Logic☆99Updated 4 months ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 7 months ago
- ☆13Updated 8 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆36Updated last year
- This repository provides supplementary material for our paper HiFi-DRAM: Enabling High-fidelity DRAM Research by Uncovering Sense Amplifi…☆20Updated last year