cdkersey / chdlLinks
A C++ Hardware Description Language and Toolchain
☆23Updated last year
Alternatives and similar repositories for chdl
Users that are interested in chdl are comparing it to the libraries listed below
Sorting:
- A powerful and modern open-source architecture description language.☆42Updated 7 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆38Updated 2 months ago
- A low-level intermediate representation for hardware description languages☆28Updated 4 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆32Updated 10 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆74Updated 6 years ago
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- Debuggable hardware generator☆69Updated 2 years ago
- A time-predictable processor for mixed-criticality systems☆58Updated 7 months ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Consistency checker for memory subsystem traces☆22Updated 8 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Updated 7 years ago
- firrtlator is a FIRRTL C++ library☆21Updated 8 years ago
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)☆21Updated 4 years ago
- The PE for the second generation CGRA (garnet).☆17Updated last month
- RTLCheck☆22Updated 6 years ago
- C++17 implementation of an AST for Verilog code generation☆24Updated last year
- This is the Verilog 2005 parser used by VerilogCreator☆12Updated 6 years ago
- Visual Simulation of Register Transfer Logic☆98Updated 3 months ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 weeks ago
- Polyhedral Compilation tool for High Level Synthesis.☆10Updated 11 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago