Alternatives and similar repositories for super-prove-build:

Users that are interested in super-prove-build are comparing it to the libraries listed below

• upscale-project / generic-sqed-demo
  ☆12Updated 3 years ago
• chengyinwu / QuteRTL
  QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification
  ☆14Updated 8 years ago
• makaimann / ride-core-demo
  A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core
  ☆11Updated 5 years ago
• gipsyh / rIC3
  Hardware Model Checker
  ☆26Updated this week
• ekiwi / open-source-formal-verification-for-chisel
  ☆12Updated 3 years ago
• CoriolisSP / FuzzBtor2
  Random Generator of Btor2 Files
  ☆9Updated last year
• iscas-tis / CHA
  ☆16Updated 6 months ago
• rajdeep87 / verilog-c
  ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
  ☆13Updated 6 years ago
• gpt4rtl / AutoSVA2
  ☆12Updated last year
• amahzoon / genmul
  ☆14Updated 4 years ago
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆20Updated this week
• fangwenji / tacas23-wasim
  ☆12Updated last year
• amamory-verification / hw-formal-verif
  Hardware Formal Verification
  ☆15Updated 4 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆63Updated 4 years ago
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆18Updated this week
• efeslab / hardware-bugbase
  ☆17Updated 7 months ago
• tdb-alcorn / chisel-formal
  ☆23Updated 3 years ago
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆41Updated last month
• morenes / AutoCC
  Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…
  ☆15Updated 2 months ago
• Moorvan / RISCV-Formal-Chisel
  RISC-V Formal in Chisel
  ☆10Updated 9 months ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆38Updated last month
• saleh1204 / sis
  Logic Synthesis System from UC Berkeley (Unofficial Distribution)
  ☆15Updated 5 years ago
• Moorvan / ChiselFV
  A Formal Verification Framework for Chisel
  ☆18Updated 9 months ago
• jix / kissat_extras
  A fork of the Kissat SAT solver with additional features. Supports incremental solving.
  ☆13Updated 2 years ago
• ymanerka / ccicheck
  ☆9Updated 9 years ago
• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆17Updated last year
• wincle626 / HLS_Legup
  ☆26Updated 7 years ago
• PrincetonUniversity / IMDb-Archive
  ILA Model Database
  ☆22Updated 4 years ago
• Yu-Maryland / Verilog-to-PyG
  ☆22Updated 8 months ago
• hplp / aes_chisel
  Implementation of the Advanced Encryption Standard in Chisel
  ☆20Updated 2 years ago