Alternatives and similar repositories for symdiff

Users that are interested in symdiff are comparing it to the libraries listed below

• CedarEDA / CedarSim.jl
  Analog Circuit Simulator
  ☆23Updated last year
• thesourcerer8 / OpenSourceTCAD
  Easy access to OpenSource TCAD Tools
  ☆40Updated 3 years ago
• CedarEDA / CedarEDA.jl
  Top level CedarEDA integration package
  ☆27Updated last year
• libresilicon / coriolis
  autorouter forked from https://www-soc.lip6.fr/git/coriolis.git
  ☆15Updated 7 years ago
• jaijeet / MAPP
  The Berkeley Model and Algorithm Prototyping Platform
  ☆20Updated 10 months ago
• libresilicon / magic-8.2
  Magic VLSI Layout Tool
  ☆21Updated 6 years ago
• xprova / netlist-graph
  Java library for parsing and manipulating graph representations of gate-level Verilog netlists
  ☆14Updated 8 years ago
• parallella / openeda
  Open source EDA chip design flow
  ☆51Updated 8 years ago
• x-epic / EpicFV
  ☆20Updated 4 years ago
• leonardt / hwtypes
  Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics
  ☆18Updated 2 years ago
• interplanetary-robot / Verilog.jl
  Verilog for Julia
  ☆51Updated 8 years ago
• StanfordAHA / lassen
  The PE for the second generation CGRA (garnet).
  ☆17Updated 6 months ago
• EDAPack / edapack
  Provides a packaged collection of open source EDA tools
  ☆12Updated 6 years ago
• phanrahan / mantle
  mantle library
  ☆44Updated 2 years ago
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆33Updated 5 months ago
• SymbiFlow / vtr-verilog-to-routing
  SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆38Updated last year
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆35Updated this week
• olofk / subservient
  Small SERV-based SoC primarily for OpenMPW tapeout
  ☆48Updated 5 months ago
• daitoto / EDA-wiki
  EDA wiki
  ☆53Updated 2 years ago
• limbo018 / OpenMPL
  An open multiple patterning framework
  ☆79Updated last year
• d-m-bailey / cvc
  CVC: Circuit Validity Checker. Check for errors in CDL netlist.
  ☆25Updated 4 months ago
• opencomputeproject / ODSA-CDXML
  TBD
  ☆13Updated 8 months ago
• siliconcompiler / scgallery
  SiliconCompiler Design Gallery
  ☆51Updated this week
• mballance / fwrisc-s
  ☆10Updated 5 years ago
• FOSSEE / nghdl
  This repository contain source code for ngspice and ghdl integration
  ☆33Updated 9 months ago
• leonardt / fault
  A Python package for testing hardware (part of the magma ecosystem)
  ☆45Updated last year
• thesourcerer8 / StdCellLib
  LibreSilicon's Standard Cell Library Generator
  ☆20Updated this week
• KestrelComputer / polaris
  RISC-V RV64IS-compatible processor for the Kestrel-3
  ☆21Updated 2 years ago
• os-chip-design / chip-design-intro
  Introduction to Chip Design
  ☆43Updated 3 weeks ago
• StanfordAHA / CGRAFlow
  Integration test for entire CGRA flow
  ☆12Updated 5 years ago