Alternatives and similar repositories for symdiff

Users that are interested in symdiff are comparing it to the libraries listed below

• peaclab / PACT
  PACT: A Parallel Compact Thermal Simulator
  ☆64Updated 4 months ago
• CedarEDA / CedarSim.jl
  Analog Circuit Simulator
  ☆25Updated last year
• thesourcerer8 / OpenSourceTCAD
  Easy access to OpenSource TCAD Tools
  ☆41Updated 2 weeks ago
• parallella / openeda
  Open source EDA chip design flow
  ☆51Updated 8 years ago
• cogenda / pyEDA
  A python framework for EDA applications.
  ☆37Updated 14 years ago
• jaijeet / MAPP
  The Berkeley Model and Algorithm Prototyping Platform
  ☆21Updated last year
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆40Updated last week
• phanrahan / mantle
  mantle library
  ☆44Updated 3 years ago
• dan-fritchman / Spice21
  SPICE for the 21st Century
  ☆37Updated 3 years ago
• d-m-bailey / cvc
  CVC: Circuit Validity Checker. Check for errors in CDL netlist.
  ☆32Updated 2 weeks ago
• os-chip-design / chip-design-intro
  Introduction to Chip Design
  ☆48Updated 3 months ago
• leonardt / hwtypes
  Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics
  ☆18Updated 2 years ago
• leonardt / fault
  A Python package for testing hardware (part of the magma ecosystem)
  ☆47Updated last year
• CedarEDA / CedarEDA.jl
  Top level CedarEDA integration package
  ☆27Updated last year
• skuep / GDS3D
  Fork from https://sourceforge.net/projects/gds3d
  ☆68Updated last year
• FOSSEE / nghdl
  This repository contain source code for ngspice and ghdl integration
  ☆33Updated last year
• bogdanvuk / sydpy
  System Design in Python (SyDPy) is a tool for design and verification of concurrent systems. The tool is offered as an alternative to Sys…
  ☆12Updated 9 years ago
• clin99 / awesome-eda
  ☆95Updated 6 years ago
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆75Updated last week
• bluecheetah / bag
  BAG framework
  ☆41Updated last year
• interplanetary-robot / Verilog.jl
  Verilog for Julia
  ☆51Updated 8 years ago
• xprova / netlist-graph
  Java library for parsing and manipulating graph representations of gate-level Verilog netlists
  ☆15Updated 9 years ago
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆36Updated this week
• etherzhhb / Shang
  The Shang high-level synthesis framework
  ☆120Updated 11 years ago
• ignamv / ngspyce
  Python bindings for ngspice simulation engine
  ☆71Updated 5 years ago
• s-holst / GDS2WebGL
  Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.
  ☆59Updated 5 years ago
• limbo018 / OpenMPL
  An open multiple patterning framework
  ☆81Updated last year
• Qucs / ADMS
  ADMS is a code generator for some of Verilog-A
  ☆103Updated 3 years ago
• akashlevy / NEM-Relay-CAD
  Parametric NEM/MEM relay design with layout generation (KLayout: GDSII), FEM (Ansys/COMSOL), SPICE models, Liberty models, & more
  ☆23Updated last year
• antmicro / verilator-uvm-example
  Example of how to use UVM with Verilator
  ☆31Updated last month