Alternatives and similar repositories for symdiff

Users that are interested in symdiff are comparing it to the libraries listed below

• jaijeet / MAPP
  The Berkeley Model and Algorithm Prototyping Platform
  ☆22Updated last year
• cogenda / pyEDA
  A python framework for EDA applications.
  ☆37Updated 14 years ago
• thesourcerer8 / OpenSourceTCAD
  Easy access to OpenSource TCAD Tools
  ☆41Updated last month
• peaclab / PACT
  PACT: A Parallel Compact Thermal Simulator
  ☆64Updated 2 weeks ago
• CedarEDA / CedarSim.jl
  Analog Circuit Simulator
  ☆25Updated last year
• parallella / openeda
  Open source EDA chip design flow
  ☆51Updated 8 years ago
• limbo018 / OpenMPL
  An open multiple patterning framework
  ☆82Updated last year
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆40Updated 2 weeks ago
• risia / CUDA-SPICE-Circuit-Sim
  ☆17Updated 7 years ago
• d-m-bailey / cvc
  CVC: Circuit Validity Checker. Check for errors in CDL netlist.
  ☆33Updated last month
• xprova / netlist-graph
  Java library for parsing and manipulating graph representations of gate-level Verilog netlists
  ☆15Updated 9 years ago
• dan-fritchman / Spice21
  SPICE for the 21st Century
  ☆37Updated 3 years ago
• s-holst / GDS2WebGL
  Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.
  ☆59Updated 5 years ago
• FOSSEE / nghdl
  This repository contain source code for ngspice and ghdl integration
  ☆33Updated last year
• libresilicon / coriolis
  autorouter forked from https://www-soc.lip6.fr/git/coriolis.git
  ☆15Updated 7 years ago
• os-chip-design / chip-design-intro
  Introduction to Chip Design
  ☆50Updated this week
• CedarEDA / CedarEDA.jl
  Top level CedarEDA integration package
  ☆28Updated last year
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆36Updated 3 weeks ago
• fmozafari / angel
  C++ Library for Quantum State Preparation (QSP)
  ☆13Updated 3 years ago
• JinwooWang / Deep-Learning-For-Analog-Circuit-Sizing
  Combination of Analog Circuit Sizing and DL.
  ☆18Updated 2 years ago
• siliconcompiler / scgallery
  SiliconCompiler Design Gallery
  ☆58Updated this week
• thesourcerer8 / StdCellLib
  LibreSilicon's Standard Cell Library Generator
  ☆22Updated 3 months ago
• aolofsson / POSH
  ☆44Updated 6 years ago
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆48Updated last year
• EDAPack / edapack
  Provides a packaged collection of open source EDA tools
  ☆12Updated 6 years ago
• libresilicon / magic-8.2
  Magic VLSI Layout Tool
  ☆21Updated 6 years ago
• lnis-uofu / TIGFET-10nm-PDK
  An open source PDK using TIGFET 10nm devices.
  ☆55Updated 3 years ago
• SymbiFlow / vtr-verilog-to-routing
  SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆38Updated last year
• rachelselinar / ReGDS-Logic-Gate-Extraction
  A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …
  ☆33Updated last year
• siliconcompiler / lambdapdk
  Library of open source Process Design Kits (PDKs)
  ☆65Updated this week