m-labs / nmigen-socLinks
System on Chip toolkit for nMigen
☆19Updated 5 years ago
Alternatives and similar repositories for nmigen-soc
Users that are interested in nmigen-soc are comparing it to the libraries listed below
Sorting:
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Small footprint and configurable HyperBus core☆12Updated 2 years ago
- iCE40 floorplan viewer☆24Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- Experiments with Yosys cxxrtl backend☆49Updated 4 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- ☆22Updated 3 weeks ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆42Updated last week
- A padring generator for ASICs☆25Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- A configurable USB 2.0 device core☆31Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- 🌉 A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP).☆21Updated 3 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- VexRiscv-SMP integration test with LiteX.☆25Updated 4 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 5 years ago
- Board and connector definition files for nMigen☆30Updated 4 years ago
- Small footprint and configurable SPI core☆42Updated last week
- Wishbone bridge over SPI☆11Updated 5 years ago
- command line tool for frequent amaranth HDL tasks (generate sources, show design)☆14Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated this week
- ☆64Updated 4 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- cocotb extension for nMigen☆16Updated 3 years ago
- PicoRV☆44Updated 5 years ago
- Cross compile FPGA tools☆22Updated 4 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago