m-labs / nmigen-socLinks
System on Chip toolkit for nMigen
☆19Updated 5 years ago
Alternatives and similar repositories for nmigen-soc
Users that are interested in nmigen-soc are comparing it to the libraries listed below
Sorting:
- iCE40 floorplan viewer☆24Updated 7 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- ☆44Updated 8 months ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Small footprint and configurable HyperBus core☆13Updated 3 years ago
- command line tool for frequent amaranth HDL tasks (generate sources, show design)☆16Updated 3 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Updated 7 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 5 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 4 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- cocotb extension for nMigen☆17Updated 3 years ago
- Wishbone bridge over SPI☆11Updated 6 years ago
- PicoRV☆43Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated 2 months ago
- Virtual development board for HDL design☆42Updated 2 years ago
- ☆42Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 6 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 6 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 6 years ago
- AXI support for Migen/MiSoC☆28Updated 5 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- Example of how to use UVM with Verilator☆27Updated 3 weeks ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆97Updated last year
- Experiments with Yosys cxxrtl backend☆50Updated 10 months ago
- Small footprint and configurable SPI core☆46Updated last week
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago