m-labs / nmigen-socLinks
System on Chip toolkit for nMigen
☆19Updated 5 years ago
Alternatives and similar repositories for nmigen-soc
Users that are interested in nmigen-soc are comparing it to the libraries listed below
Sorting:
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated this week
- Small footprint and configurable SPI core☆46Updated 3 weeks ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Updated 7 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 4 years ago
- Small footprint and configurable HyperBus core☆14Updated 3 years ago
- cocotb extension for nMigen☆17Updated 3 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- iCE40 floorplan viewer☆24Updated 7 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Updated 3 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 8 months ago
- PicoRV☆43Updated 5 years ago
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Updated 2 weeks ago
- ☆44Updated 10 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Updated this week
- System on Chip toolkit for Amaranth HDL☆98Updated 2 weeks ago
- AXI support for Migen/MiSoC☆28Updated 8 months ago
- an inverter drawn in magic with makefile to simulate☆27Updated 3 years ago
- ☆38Updated 3 years ago
- assorted library of utility cores for amaranth HDL☆102Updated last year
- ☆20Updated 3 years ago
- I want to learn [n]Migen.☆44Updated 6 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 6 years ago
- command line tool for frequent amaranth HDL tasks (generate sources, show design)☆17Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆70Updated last month
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Updated last year