System on Chip toolkit for nMigen
☆19Apr 29, 2020Updated 5 years ago
Alternatives and similar repositories for nmigen-soc
Users that are interested in nmigen-soc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 5 years ago
- Board and connector definition files for nMigen☆30Sep 22, 2020Updated 5 years ago
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- RFCs for changes to the Amaranth language and standard components☆18Jan 26, 2026Updated last month
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆100Mar 3, 2026Updated 2 weeks ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- Symbolic differentation of algebraic expressions with Python and Tcl interfaces.☆19Oct 12, 2025Updated 5 months ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- ☆44Mar 12, 2025Updated last year
- ☆12Aug 25, 2019Updated 6 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- ☆18Mar 25, 2023Updated 2 years ago
- DDR3 controller for nMigen (WIP)☆14Dec 25, 2023Updated 2 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- ☆64Jul 21, 2020Updated 5 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45May 25, 2025Updated 9 months ago
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- Phaser AWG DSP design☆11May 6, 2025Updated 10 months ago
- A simple low-resource usage Kalman Filter using shared resources - in MyHDL☆10Oct 7, 2024Updated last year
- A low cost FPGA development board for absolute newbies☆18Jan 2, 2019Updated 7 years ago
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆18Apr 6, 2022Updated 3 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 4 months ago
- Verilog based simulation modell for 7 Series PLL☆17May 4, 2020Updated 5 years ago
- an experimental SDR platform☆44Feb 8, 2023Updated 3 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- Betrusted embedded controller (UP5K)☆49Dec 22, 2023Updated 2 years ago
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- Project Trellis database☆14Sep 15, 2025Updated 6 months ago
- PCIe to .1 inch header breakout☆11Sep 14, 2020Updated 5 years ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- AXI Formal Verification IP☆23Apr 28, 2021Updated 4 years ago
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆97Feb 20, 2025Updated last year
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆29Jan 21, 2025Updated last year
- PCIe analyzer experiments☆67May 21, 2020Updated 5 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago