m-labs / nmigen-socLinks
System on Chip toolkit for nMigen
☆19Updated 5 years ago
Alternatives and similar repositories for nmigen-soc
Users that are interested in nmigen-soc are comparing it to the libraries listed below
Sorting:
- A configurable USB 2.0 device core☆31Updated 5 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- A padring generator for ASICs☆25Updated 2 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆11Updated 6 years ago
- ☆44Updated 4 months ago
- Small footprint and configurable HyperBus core☆13Updated 3 years ago
- AXI support for Migen/MiSoC☆28Updated 2 months ago
- PicoRV☆44Updated 5 years ago
- System on Chip toolkit for Amaranth HDL☆92Updated 9 months ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆44Updated 2 months ago
- Wishbone bridge over SPI☆11Updated 5 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 6 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- ☆12Updated 4 years ago
- ☆39Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- Industry standard I/O for nMigen☆12Updated 5 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- assorted library of utility cores for amaranth HDL☆94Updated 10 months ago
- iCE40 floorplan viewer☆24Updated 7 years ago
- ☆23Updated 2 months ago
- ☆41Updated 5 years ago
- cocotb extension for nMigen☆17Updated 3 years ago
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Updated last year
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated last week