mattvenn / efabless_project_toolLinks
Tool to fetch and parse data about Efabless MPW projects
☆15Updated 3 years ago
Alternatives and similar repositories for efabless_project_tool
Users that are interested in efabless_project_tool are comparing it to the libraries listed below
Sorting:
- ☆20Updated 5 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- Proof of Concept to learn Amaranth as an entry effort for Supercon's RTL design competition☆10Updated 3 years ago
- ☆12Updated 5 years ago
- Demo board for TT04 and beyond☆31Updated 3 weeks ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Updated 2 years ago
- Time to Digital Converter (TDC)☆36Updated 5 years ago
- A current mode buck converter on the SKY130 PDK☆34Updated 4 years ago
- SAR ADC on tiny tapeout☆45Updated last year
- ☆30Updated 5 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Updated this week
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆55Updated last month
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Updated 4 years ago
- Small footprint and configurable SPI core☆46Updated 3 weeks ago
- LunaPnR is a place and router for integrated circuits☆47Updated 6 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- Submission template for Tiny Tapeout 03☆22Updated 2 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- TinyTapeout-01 submission repo☆32Updated 3 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆73Updated 4 years ago
- Open Source AES☆31Updated 4 months ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 6 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆28Updated 3 weeks ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated this week
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Updated 4 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 4 years ago
- Analog and power building blocks for sky130 pdk☆22Updated 4 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 4 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆32Updated last year