mattvenn / efabless_project_tool
Tool to fetch and parse data about Efabless MPW projects
☆16Updated last year
Related projects ⓘ
Alternatives and complementary repositories for efabless_project_tool
- Proof of Concept to learn Amaranth as an entry effort for Supercon's RTL design competition☆10Updated 2 years ago
- Time to Digital Converter (TDC)☆27Updated 3 years ago
- Demo board for TT4 and beyond☆19Updated last month
- A padring generator for ASICs☆22Updated last year
- ☆29Updated 3 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 2 years ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 2 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆36Updated last year
- ☆19Updated 3 years ago
- ☆11Updated 3 years ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- CRUVI Standard Specifications☆17Updated 6 months ago
- SAR ADC on tiny tapeout☆35Updated last week
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- LiteX Accelerator Block for GNU Radio☆24Updated 2 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆40Updated last year
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆25Updated 5 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Projects published on controlpaths.com and hackster.io☆40Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆27Updated last year
- Simplified environment for litex☆13Updated 4 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆20Updated 3 years ago
- Small footprint and configurable HyperBus core☆10Updated 2 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆21Updated 4 years ago
- A collection of core generators to use with FuseSoC☆13Updated 2 months ago
- FPGA board-level debugging and reverse-engineering tool☆29Updated last year