Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.
☆20Jan 29, 2026Updated 6 months ago
Alternatives and similar repositories for OmnixtendEndpoint
Users that are interested in OmnixtendEndpoint are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Intel Compiler for SystemC☆30Jun 1, 2023Updated 3 years ago
- The Unified TileLink Memory Subsystem Tester for XiangShan☆15Jul 25, 2026Updated 2 weeks ago
- OmniXtend cache coherence protocol☆85Jun 10, 2025Updated last year
- The Snabb Switch Project☆16Jul 24, 2026Updated 3 weeks ago
- High-performance eBPF implementation in hardware.☆27Apr 5, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- Yilong's NetFPGA-10G Repo☆13May 7, 2015Updated 11 years ago
- A Heterogeneous GPU Platform for AI and Neural Graphics☆67Updated this week
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 9 months ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 6 months ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆34Feb 6, 2020Updated 6 years ago
- Connect to your VHDL simulation via JTAG! GDB <-TCP-> OpenOCD <-remote bitbang-> cosim_jtag <-VHPI or FLI-> VHDL simulator.☆15Dec 30, 2025Updated 7 months ago
- ULPI Link Wrapper (USB Phy Interface)☆38May 3, 2020Updated 6 years ago
- RISC-V soft-core PEs for TaPaSCo☆24Jul 24, 2026Updated 2 weeks ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆39Jan 26, 2026Updated 6 months ago
- A Rocket-based RISC-V superscalar in-order core☆42Jul 12, 2026Updated last month
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆137Jul 11, 2025Updated last year
- BAG framework☆44Jul 24, 2024Updated 2 years ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- ☆17Apr 16, 2023Updated 3 years ago
- ☆26Jul 22, 2026Updated 3 weeks ago
- BSC Development Workstation (BDW)☆33May 1, 2026Updated 3 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆123Apr 1, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- MMC (and derivative standards) host controller☆26Sep 14, 2020Updated 5 years ago
- Berkeley Analog Generator☆16Apr 3, 2019Updated 7 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated 9 months ago
- Final year research project to design a programmable virtual switch based on the specifications of a TSN to be implemented on a TSN netwo…☆13Nov 17, 2020Updated 5 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 8 months ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago
- An open standard Cache Coherent Fabric Interface repository☆66Dec 6, 2019Updated 6 years ago
- ☆18May 1, 2020Updated 6 years ago
- ☆15Jan 19, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RISC-V Nox core☆72Jul 22, 2025Updated last year
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Updated this week
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆46Jan 6, 2023Updated 3 years ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆28Jan 6, 2023Updated 3 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 4 years ago
- ☆12Apr 19, 2022Updated 4 years ago
- To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA pla…☆42Dec 24, 2020Updated 5 years ago