chipsalliance / OmnixtendEndpointLinks
Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.
☆18Updated 3 months ago
Alternatives and similar repositories for OmnixtendEndpoint
Users that are interested in OmnixtendEndpoint are comparing it to the libraries listed below
Sorting:
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- For contributions of Chisel IP to the chisel community.☆65Updated 9 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated last week
- ☆34Updated 8 months ago
- OmniXtend cache coherence protocol☆82Updated 2 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated 10 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated last month
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆107Updated 4 years ago
- Platform Level Interrupt Controller☆41Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆43Updated 2 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆73Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆177Updated this week
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- ☆73Updated last week
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆114Updated last week
- ☆15Updated 2 months ago
- A fault-injection framework using Chisel and FIRRTL☆37Updated 3 months ago
- ☆49Updated 5 months ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- ☆19Updated last month
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- ☆107Updated 2 weeks ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 10 months ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆49Updated 4 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- pulp_soc is the core building component of PULP based SoCs☆80Updated 5 months ago