Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.
☆20Jan 29, 2026Updated 9 months ago
Alternatives and similar repositories for OmnixtendEndpoint
Users that are interested in OmnixtendEndpoint are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Unified open-source repository for OmniXtend protocol implementations in C, Verilog, and Chisel, supporting host and memory roles.☆18Apr 15, 2026Updated 6 months ago
- ☆11Jan 2, 2026Updated 10 months ago
- OmniXtend cache coherence protocol☆85Jun 10, 2025Updated last year
- MMC (and derivative standards) host controller☆26Sep 14, 2020Updated 6 years ago
- BSC Development Workstation (BDW)☆34Oct 16, 2026Updated 2 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Bluespec SystemVerilog library of miscellaneous components☆18Jul 10, 2026Updated 3 months ago
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆20Oct 23, 2023Updated 3 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆13Oct 9, 2026Updated 3 weeks ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- The Snabb Switch Project☆16Aug 28, 2026Updated 2 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆122Oct 16, 2026Updated 2 weeks ago
- RISC-V Nox core☆72Jul 22, 2025Updated last year
- Izumi is an instruction pipeline visualizer for Onikiri2-Kanata format based on Konata.☆13Feb 6, 2026Updated 8 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- central hub for documentation for our devices and bsps☆10Apr 2, 2026Updated 7 months ago
- A complete reimplementation of xv6 operating system (RISC-V) in Zig.☆14Oct 23, 2026Updated last week
- Bluespec SystemVerilog extension for VS Code☆12Feb 6, 2024Updated 2 years ago
- High-performance eBPF implementation in hardware.☆27Apr 5, 2022Updated 4 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆126Apr 1, 2024Updated 2 years ago
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 4 years ago
- ☆15Oct 23, 2026Updated last week
- Connect to your VHDL simulation via JTAG! GDB <-TCP-> OpenOCD <-remote bitbang-> cosim_jtag <-VHPI or FLI-> VHDL simulator.☆15Dec 30, 2025Updated 10 months ago
- Run Rocket Chip on VCU128☆31Oct 21, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A Heterogeneous GPU Platform for AI and Neural Graphics☆72Updated this week
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- Yilong's NetFPGA-10G Repo☆13May 7, 2015Updated 11 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆40Oct 8, 2026Updated 3 weeks ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆34Feb 6, 2020Updated 6 years ago
- ☆23Mar 21, 2024Updated 2 years ago
- Debug waveforms with GDB☆33Nov 12, 2025Updated 11 months ago
- 🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation☆13Apr 30, 2026Updated 6 months ago
- A Rocket-based RISC-V superscalar in-order core☆42Oct 16, 2026Updated 2 weeks ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Jul 4, 2014Updated 12 years ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- A generic test bench written in Bluespec☆57Aug 26, 2026Updated 2 months ago
- Simodense: a RISC-V softcore for custom SIMD instructions☆17Aug 9, 2026Updated 2 months ago
- XSPdb is a Python-based extension of pdb designed for the XiangShan IP, providing GDB-like "interactive debugging" capabilities.☆10Feb 4, 2026Updated 8 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆140Jul 11, 2025Updated last year
- RISC-V soft-core PEs for TaPaSCo☆24Jul 24, 2026Updated 3 months ago