Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.
☆20Jan 29, 2026Updated 5 months ago
Alternatives and similar repositories for OmnixtendEndpoint
Users that are interested in OmnixtendEndpoint are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Intel Compiler for SystemC☆30Jun 1, 2023Updated 3 years ago
- Unified open-source repository for OmniXtend protocol implementations in C, Verilog, and Chisel, supporting host and memory roles.☆18Apr 15, 2026Updated 3 months ago
- A Bluespec SystemVerilog library of miscellaneous components☆18Jul 10, 2026Updated 2 weeks ago
- The Unified TileLink Memory Subsystem Tester for XiangShan☆15Jul 16, 2026Updated last week
- OmniXtend cache coherence protocol☆84Jun 10, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆12May 29, 2026Updated last month
- The Snabb Switch Project☆16Updated this week
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated 2 years ago
- High-performance eBPF implementation in hardware.☆27Apr 5, 2022Updated 4 years ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- Yilong's NetFPGA-10G Repo☆13May 7, 2015Updated 11 years ago
- A Heterogeneous GPU Platform for AI and Neural Graphics☆63Jun 22, 2026Updated last month
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 4 years ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 9 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 5 months ago
- Connect to your VHDL simulation via JTAG! GDB <-TCP-> OpenOCD <-remote bitbang-> cosim_jtag <-VHPI or FLI-> VHDL simulator.☆15Dec 30, 2025Updated 6 months ago
- ULPI Link Wrapper (USB Phy Interface)☆38May 3, 2020Updated 6 years ago
- RISC-V soft-core PEs for TaPaSCo☆24Updated this week
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆39Jan 26, 2026Updated 5 months ago
- A Rocket-based RISC-V superscalar in-order core☆41Jul 12, 2026Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆136Jul 11, 2025Updated last year
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Jul 4, 2014Updated 12 years ago
- BAG framework☆44Jul 24, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Debug waveforms with GDB☆33Nov 12, 2025Updated 8 months ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- ☆26Updated this week
- BSC Development Workstation (BDW)☆33May 1, 2026Updated 2 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆122Apr 1, 2024Updated 2 years ago
- MMC (and derivative standards) host controller☆26Sep 14, 2020Updated 5 years ago
- Berkeley Analog Generator☆16Apr 3, 2019Updated 7 years ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆47Jul 8, 2026Updated 2 weeks ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Final year research project to design a programmable virtual switch based on the specifications of a TSN to be implemented on a TSN netwo…☆13Nov 17, 2020Updated 5 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 7 months ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆41Jul 4, 2023Updated 3 years ago
- "A practical guide to CUE: patterns for everyday use" - the demo!☆16Apr 9, 2022Updated 4 years ago
- An open standard Cache Coherent Fabric Interface repository☆66Dec 6, 2019Updated 6 years ago
- ☆18May 1, 2020Updated 6 years ago