pku-liang / ksim
☆36Updated 6 months ago
Related projects ⓘ
Alternatives and complementary repositories for ksim
- A hardware synthesis framework with multi-level paradigm☆35Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆30Updated 8 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆55Updated last month
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆44Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆53Updated last month
- A hardware design framework with a timing-deterministic, Rust-embedded HDL and the compilation flow.☆12Updated 7 months ago
- Release of stream-specialization software/hardware stack.☆116Updated last year
- ☆35Updated 7 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆92Updated 7 months ago
- An Open-Source Tool for CGRA Accelerators☆56Updated 2 months ago
- ☆84Updated 8 months ago
- ☆7Updated 3 weeks ago
- high-performance RTL simulator☆139Updated 4 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆63Updated 5 years ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated last year
- EQueue Dialect☆39Updated 2 years ago
- ☆37Updated 4 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- agile hardware-software co-design☆44Updated 2 years ago
- The open-sourced version of BOOM-Explorer☆32Updated last year
- CGRA framework with vectorization support.☆19Updated last week
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆74Updated last year
- ☆31Updated last month
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆46Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆113Updated this week
- ☆17Updated 2 years ago
- A DSL for Systolic Arrays☆78Updated 5 years ago