☆52Jan 16, 2025Updated last year
Alternatives and similar repositories for ksim
Users that are interested in ksim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆40Oct 8, 2026Updated 3 weeks ago
- ☆90Oct 23, 2026Updated last week
- high-performance RTL simulator☆196Aug 4, 2026Updated 2 months ago
- ☆17Mar 26, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Craft your EDA toolchain with GRH IR☆21Updated this week
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆31Nov 26, 2025Updated 11 months ago
- A hardware synthesis framework with multi-level paradigm☆46Jan 10, 2025Updated last year
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 3 years ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆81Oct 13, 2026Updated 2 weeks ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆126Apr 1, 2024Updated 2 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆33Feb 11, 2026Updated 8 months ago
- (System)Verilog to Chisel translator☆123May 20, 2022Updated 4 years ago
- The specification for the FIRRTL language☆68Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 8 months ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Aug 11, 2026Updated 2 months ago
- ☆21May 26, 2025Updated last year
- ☆28Feb 11, 2025Updated last year
- ☆22Aug 3, 2026Updated 2 months ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- A Hardware Pipeline Description Language☆60Jul 12, 2025Updated last year
- ☆19Jun 12, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The official repository of metro-mpi☆18Sep 3, 2025Updated last year
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- A core language for rule-based hardware design 🦑☆191Dec 10, 2025Updated 10 months ago
- About the source code of "Merging Similar Patterns for Hardware Prefetching" paper, which is accepted in MICRO 2022.☆14Mar 1, 2023Updated 3 years ago
- ☆21Mar 3, 2026Updated 7 months ago
- ☆14Mar 20, 2025Updated last year
- Header-only C/C++ static keys to avoid the overhead of conditional branches☆14Feb 10, 2024Updated 2 years ago
- FrontEnd Reverse-engineering Toolkit - CPU frontend uarch research framework☆14Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A stream to RTL compiler based on MLIR and CIRCT☆17Nov 15, 2022Updated 3 years ago
- Benchmarking LLM agents on real-world hardware bug repair tasks☆70Aug 1, 2026Updated 2 months ago
- The Sniper Multi-Core Simulator☆194May 23, 2026Updated 5 months ago
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- only display GPU☆10Mar 6, 2025Updated last year
- Unofficial guide for ysyx students applying to ShanghaiTech University☆25Mar 31, 2026Updated 7 months ago
- ☆15Apr 28, 2026Updated 6 months ago