pku-liang / ksimLinks
☆49Updated 9 months ago
Alternatives and similar repositories for ksim
Users that are interested in ksim are comparing it to the libraries listed below
Sorting:
- A hardware synthesis framework with multi-level paradigm☆41Updated 10 months ago
- ☆17Updated 7 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆43Updated 5 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆51Updated 2 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆78Updated last month
- high-performance RTL simulator☆182Updated last year
- ☆32Updated last year
- ☆60Updated 7 months ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- ☆61Updated last week
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- The open-sourced version of BOOM-Explorer☆46Updated 2 years ago
- ☆18Updated 4 months ago
- An Open-Source Tool for CGRA Accelerators☆76Updated 2 months ago
- ☆105Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- DASS HLS Compiler☆29Updated 2 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆24Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- An integrated CGRA design framework☆91Updated 7 months ago
- A Heterogeneous GPU Platform for Chipyard SoC☆37Updated this week
- CGRA framework with vectorization support.☆39Updated this week
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 4 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆79Updated 6 years ago
- ☆53Updated 4 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆32Updated 9 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆87Updated last year