pku-liang / ksimLinks
☆52Updated 11 months ago
Alternatives and similar repositories for ksim
Users that are interested in ksim are comparing it to the libraries listed below
Sorting:
- A hardware synthesis framework with multi-level paradigm☆42Updated 11 months ago
- ☆17Updated 8 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆61Updated 3 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆52Updated 2 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Updated last year
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆46Updated 6 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated this week
- ☆32Updated last year
- An Open-Source Tool for CGRA Accelerators☆77Updated 3 months ago
- ☆107Updated last year
- ☆61Updated 8 months ago
- Release of stream-specialization software/hardware stack.☆119Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- ☆61Updated this week
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 4 years ago
- ☆53Updated 5 months ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆24Updated 3 weeks ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 6 years ago
- Pick your favorite language to verify your chip.☆73Updated last week
- The open-sourced version of BOOM-Explorer☆45Updated 2 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Updated 6 years ago
- A Heterogeneous GPU Platform for Chipyard SoC☆40Updated last week
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆72Updated last year
- A DSL for Systolic Arrays☆82Updated 7 years ago
- ☆87Updated last year
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- ☆40Updated 8 months ago
- high-performance RTL simulator☆184Updated last year