☆52Jan 16, 2025Updated last year
Alternatives and similar repositories for ksim
Users that are interested in ksim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆37Jan 16, 2025Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆37Jan 26, 2026Updated 3 months ago
- ☆17Mar 26, 2025Updated last year
- ☆70Updated this week
- high-performance RTL simulator☆191Jun 19, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆31Feb 11, 2026Updated 2 months ago
- A hardware synthesis framework with multi-level paradigm☆44Jan 10, 2025Updated last year
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆26Nov 26, 2025Updated 5 months ago
- The specification for the FIRRTL language☆64Updated this week
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆68Apr 12, 2026Updated 2 weeks ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Mar 3, 2026Updated last month
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆120Apr 1, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆20Mar 3, 2026Updated last month
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆91Apr 18, 2026Updated last week
- (System)Verilog to Chisel translator☆120May 20, 2022Updated 3 years ago
- ☆21May 26, 2025Updated 11 months ago
- The official repository of metro-mpi☆18Sep 3, 2025Updated 7 months ago
- Header-only C/C++ static keys to avoid the overhead of conditional branches☆14Feb 10, 2024Updated 2 years ago
- ☆17Feb 24, 2025Updated last year
- A core language for rule-based hardware design 🦑☆173Dec 10, 2025Updated 4 months ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- The 'missing header' for Chisel☆23Feb 5, 2026Updated 2 months ago
- About the source code of "Merging Similar Patterns for Hardware Prefetching" paper, which is accepted in MICRO 2022.☆14Mar 1, 2023Updated 3 years ago
- EQueue Dialect☆42Feb 3, 2022Updated 4 years ago
- BSC Development Workstation (BDW)☆32Mar 29, 2026Updated last month
- A Hardware Pipeline Description Language☆60Jul 12, 2025Updated 9 months ago
- An open-source EDA infrastructure and tools from netlist to GDS☆501Mar 11, 2026Updated last month
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- 🛠Robust SSH: auto-reconnect SSH session that preserves your running shell and command. Intuitive, no server-side setup, aimed at simplic…☆13Nov 14, 2025Updated 5 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated 11 months ago
- ordspecsim: The Swarm architecture simulator☆25Feb 15, 2023Updated 3 years ago
- Hands-On Practical MLIR Tutorial☆762Oct 20, 2023Updated 2 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆24Mar 31, 2026Updated last month
- ☆35Nov 6, 2024Updated last year
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago