pku-liang / ksimLinks
☆41Updated 5 months ago
Alternatives and similar repositories for ksim
Users that are interested in ksim are comparing it to the libraries listed below
Sorting:
- A hardware synthesis framework with multi-level paradigm☆39Updated 5 months ago
- ☆14Updated 2 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆33Updated last week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 8 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆28Updated 5 months ago
- ☆30Updated 7 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated 11 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆28Updated 9 months ago
- ☆55Updated 2 months ago
- CGRA framework with vectorization support.☆32Updated last week
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆73Updated last week
- The open-sourced version of BOOM-Explorer☆40Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆67Updated 2 months ago
- DASS HLS Compiler☆29Updated last year
- Open-source RTL logic simulator with CUDA acceleration☆86Updated this week
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆21Updated 11 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆72Updated 6 years ago
- ☆33Updated 3 months ago
- ☆16Updated 3 years ago
- ☆45Updated 3 weeks ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆92Updated 8 months ago
- ☆59Updated this week
- ☆58Updated last year
- A DSL for Systolic Arrays☆79Updated 6 years ago