Generated files from ANTLR4 for Verilog parsing in Python
☆12Jul 12, 2022Updated 3 years ago
Alternatives and similar repositories for antlr4-verilog-python
Users that are interested in antlr4-verilog-python are comparing it to the libraries listed below
Sorting:
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 5 months ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆26Apr 29, 2021Updated 4 years ago
- SystemVerilog & Verilog Module I/O parser and printer☆25Jul 25, 2021Updated 4 years ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated 7 months ago
- Python library for operations with VCD and other digital wave files☆55Nov 12, 2025Updated 3 months ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 8 years ago
- A Sphinx domain providing VHDL language support.☆20Dec 18, 2023Updated 2 years ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆50Feb 19, 2026Updated last week
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆51Jan 13, 2021Updated 5 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- VHDL package for reading formatted data from comma-separated-values (CSV) files☆23Sep 10, 2013Updated 12 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- A VHDL implementation of 128 bit AES encryption with a PCIe interface.☆27Jan 9, 2017Updated 9 years ago
- ☆24May 6, 2023Updated 2 years ago
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Jan 14, 2022Updated 4 years ago
- BSC Development Workstation (BDW)☆32Feb 16, 2026Updated last week
- Running Python code in SystemVerilog☆72Jun 8, 2025Updated 8 months ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆31Updated this week
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated 9 months ago
- Qingnang Smart Diagnosis is an end-to-end AI healthcare framework with field-proven application capabilities, designed to provide efficie…☆14Nov 11, 2025Updated 3 months ago
- Useful set of library functions for VHDL☆47Nov 24, 2013Updated 12 years ago
- Simple parser for extracting VHDL documentation☆74Jul 12, 2024Updated last year
- Language for simplifying parameterized RTL design☆12Nov 6, 2024Updated last year
- A VCD parser object☆40Jul 17, 2013Updated 12 years ago
- Medium Access Control layer of 802.15.4☆13Nov 14, 2014Updated 11 years ago
- A plugin to allow Jenkins Steps with Cadence vManager API☆10Jan 15, 2026Updated last month
- Python library for the SDS011 Air Quality Sensor☆12Dec 16, 2023Updated 2 years ago
- Synopsys License patcher☆39Sep 12, 2024Updated last year
- ☆11Jul 4, 2016Updated 9 years ago
- UVM register utility generation by inputting xls table☆39Aug 22, 2023Updated 2 years ago
- An implementation of WaveDrom which outputs TikZ for use in LaTeX documents.☆46Dec 5, 2021Updated 4 years ago
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 5 years ago
- A set of helpers to implement a text user interface (TUI) in a terminal.☆14Oct 5, 2022Updated 3 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆52Jun 5, 2022Updated 3 years ago
- ☆11Nov 24, 2020Updated 5 years ago
- FSM (Finite State Machine) tools for Verilog HDL.☆13Dec 19, 2022Updated 3 years ago
- C++ Parser for the Carto stylesheet language☆15Oct 10, 2014Updated 11 years ago
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated last year