Accelergy-Project / timeloop-accelergy-tutorial
Docker container with tools for the Timeloop/Accelergy tutorial
☆22Updated 9 months ago
Alternatives and similar repositories for timeloop-accelergy-tutorial:
Users that are interested in timeloop-accelergy-tutorial are comparing it to the libraries listed below
- ☆25Updated 9 months ago
- ☆39Updated 7 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆48Updated 3 weeks ago
- ☆10Updated 4 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆60Updated 3 years ago
- ☆69Updated 4 years ago
- MICRO22 artifact evaluation for Sparseloop☆41Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- ☆32Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 6 months ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 3 years ago
- ☆32Updated 4 years ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆36Updated 5 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆132Updated last week
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆55Updated 3 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆70Updated 2 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆36Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆66Updated 5 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆68Updated 3 years ago
- ☆71Updated 2 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆89Updated 3 weeks ago
- Eyeriss chip simulator☆36Updated 4 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆89Updated 3 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆62Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- RTL implementation of Flex-DPE.☆97Updated 4 years ago
- ☆9Updated 2 years ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆13Updated 4 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 4 months ago