Accelergy-Project / timeloop-accelergy-tutorialLinks
Docker container with tools for the Timeloop/Accelergy tutorial
☆22Updated last year
Alternatives and similar repositories for timeloop-accelergy-tutorial
Users that are interested in timeloop-accelergy-tutorial are comparing it to the libraries listed below
Sorting:
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆58Updated last week
- ☆32Updated 4 years ago
- ☆25Updated last year
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆106Updated 6 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆87Updated last year
- ☆41Updated last year
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- ☆71Updated 5 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆150Updated 5 months ago
- ☆35Updated 5 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆60Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- ☆72Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆78Updated 6 years ago
- Tool for optimize CNN blocking☆93Updated 5 years ago
- RTL implementation of Flex-DPE.☆113Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆48Updated 8 months ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆113Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆67Updated last month
- Simulator for BitFusion☆102Updated 5 years ago
- ☆10Updated 2 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆73Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- ACM TODAES Best Paper Award, 2022☆28Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆81Updated 3 years ago
- A Fast DNN Accelerator Design Space Exploration Framework.☆46Updated 3 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆142Updated 4 months ago