Docker container with tools for the Timeloop/Accelergy tutorial
☆24Apr 17, 2024Updated 2 years ago
Alternatives and similar repositories for timeloop-accelergy-tutorial
Users that are interested in timeloop-accelergy-tutorial are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Oct 8, 2024Updated last year
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆118Apr 9, 2025Updated last year
- ☆24Apr 20, 2024Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆66Oct 14, 2025Updated 6 months ago
- ☆45Jun 30, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆478Feb 19, 2026Updated 2 months ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆162May 26, 2025Updated 11 months ago
- MICRO22 artifact evaluation for Sparseloop☆48Aug 8, 2022Updated 3 years ago
- Fibertree emulator☆17Nov 4, 2024Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆86Aug 28, 2023Updated 2 years ago
- ☆32Aug 21, 2021Updated 4 years ago
- ☆14Mar 10, 2024Updated 2 years ago
- C++/MPI proxies for distributed training of deep neural networks.☆15Jun 18, 2022Updated 3 years ago
- ☆16Dec 11, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A reference implementation of the Mind Mappings Framework.☆30Dec 2, 2021Updated 4 years ago
- An MLIR frontend for tensor expressions☆24Sep 5, 2020Updated 5 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆186Jan 17, 2024Updated 2 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆250Apr 15, 2024Updated 2 years ago
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated 2 years ago
- MICRO 2023 Evaluation Artifact for TeAAL☆11Oct 26, 2023Updated 2 years ago
- ☆14Sep 27, 2021Updated 4 years ago
- Fork of Hipacc generating code for Vivado HLS and Altera OpenCL☆24Oct 8, 2018Updated 7 years ago
- RTL code for the DPU chip designed for irregular graphs☆14May 30, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The code for Joint Neural Architecture Search and Quantization☆14Apr 10, 2019Updated 7 years ago
- ☆11Jun 29, 2021Updated 4 years ago
- A Fast DNN Accelerator Design Space Exploration Framework.☆46Aug 10, 2022Updated 3 years ago
- FIFO implementation with different clock domains for read and write.☆14Aug 17, 2021Updated 4 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆115Jan 4, 2023Updated 3 years ago
- 2021 Xilinx China Winter Camp☆11Mar 12, 2021Updated 5 years ago
- Lightening-Transformer: A Dynamically-operated Optically-interconnected Photonic Transformer Accelerator, HPCA'24☆41Feb 5, 2025Updated last year
- ☆10Jun 28, 2019Updated 6 years ago
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆15Sep 12, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Simulator for BitFusion☆102Aug 6, 2020Updated 5 years ago
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆11Jan 27, 2022Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆48Apr 4, 2022Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆47Aug 6, 2020Updated 5 years ago
- ☆21Jan 10, 2025Updated last year
- Script for bundling Common Voice (https://commonvoice.mozilla.org/) clips by language☆11Apr 13, 2023Updated 3 years ago