KULeuven-MICAS / zigzagLinks
HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators
☆151Updated this week
Alternatives and similar repositories for zigzag
Users that are interested in zigzag are comparing it to the libraries listed below
Sorting:
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆147Updated this week
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆54Updated 3 months ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆144Updated last month
- RTL implementation of Flex-DPE.☆106Updated 5 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated last week
- STONNE: A Simulation Tool for Neural Networks Engines☆133Updated 3 weeks ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆60Updated 4 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- Repository to host and maintain scale-sim-v2 code☆315Updated 2 months ago
- ☆56Updated 3 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆80Updated 11 months ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆98Updated 3 months ago
- An Open-Source Tool for CGRA Accelerators☆67Updated 2 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆133Updated 3 weeks ago
- ☆41Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆71Updated last month
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆27Updated 5 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆26Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆45Updated 2 years ago
- A co-design architecture on sparse attention☆52Updated 3 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆218Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆82Updated last year
- PyTorch model to RTL flow for low latency inference☆128Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆93Updated 9 months ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆111Updated 2 years ago
- ☆61Updated last month
- An FPGA Accelerator for Transformer Inference☆85Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆70Updated last year