KULeuven-MICAS / zigzagLinks
HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators
☆160Updated last month
Alternatives and similar repositories for zigzag
Users that are interested in zigzag are comparing it to the libraries listed below
Sorting:
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated 2 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆63Updated last week
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆149Updated 4 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆157Updated this week
- RTL implementation of Flex-DPE.☆112Updated 5 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆66Updated this week
- STONNE: A Simulation Tool for Neural Networks Engines☆139Updated 3 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆40Updated 2 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆104Updated 5 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆84Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆225Updated 2 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆29Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- Repository to host and maintain SCALE-Sim code☆349Updated last month
- ☆59Updated 6 months ago
- An Open-Source Tool for CGRA Accelerators☆74Updated 3 weeks ago
- ☆66Updated this week
- An integrated CGRA design framework☆91Updated 6 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- ☆40Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 3 months ago
- ☆45Updated last month
- ☆57Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆33Updated this week
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆174Updated last month
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆84Updated 3 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- A co-design architecture on sparse attention☆52Updated 4 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆47Updated 2 months ago