KULeuven-MICAS / zigzag
HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators
☆124Updated this week
Alternatives and similar repositories for zigzag:
Users that are interested in zigzag are comparing it to the libraries listed below
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆47Updated this week
- RTL implementation of Flex-DPE.☆97Updated 4 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆132Updated last month
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆44Updated 4 months ago
- STONNE: A Simulation Tool for Neural Networks Engines☆124Updated 8 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆35Updated last year
- A co-design architecture on sparse attention☆49Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 6 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆127Updated 2 weeks ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆38Updated 3 weeks ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆120Updated last year
- ☆39Updated 7 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆66Updated 5 years ago
- MICRO22 artifact evaluation for Sparseloop☆41Updated 2 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆61Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆68Updated 2 years ago
- ☆50Updated last week
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆34Updated last year
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆89Updated 3 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆23Updated last year
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆25Updated 8 months ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆102Updated 2 years ago
- Repository to host and maintain scale-sim-v2 code☆257Updated last week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆67Updated 3 years ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆17Updated 7 months ago
- ☆99Updated 4 years ago
- Open-source of MSD framework☆16Updated last year
- An Open-Source Tool for CGRA Accelerators☆58Updated 2 weeks ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆208Updated 2 years ago