KULeuven-MICAS / zigzagLinks
HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators
☆162Updated 2 months ago
Alternatives and similar repositories for zigzag
Users that are interested in zigzag are comparing it to the libraries listed below
Sorting:
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆60Updated 3 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆67Updated last month
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆150Updated 4 months ago
- RTL implementation of Flex-DPE.☆113Updated 5 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆157Updated this week
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆67Updated 3 weeks ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆40Updated 2 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆140Updated 4 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆224Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆86Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆81Updated 3 years ago
- ☆59Updated 7 months ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆106Updated 6 months ago
- Repository to host and maintain SCALE-Sim code☆358Updated 2 weeks ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆52Updated last year
- ☆41Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆33Updated this week
- ☆48Updated 2 months ago
- ☆66Updated 2 weeks ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆41Updated 3 months ago
- An Open-Source Tool for CGRA Accelerators☆74Updated last month
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆236Updated last year
- ☆58Updated last year
- A co-design architecture on sparse attention☆53Updated 4 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- An FPGA Accelerator for Transformer Inference☆91Updated 3 years ago
- A scalable High-Level Synthesis framework on MLIR☆281Updated last year
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆97Updated 5 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year