KULeuven-MICAS / zigzagLinks
HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators
☆154Updated last week
Alternatives and similar repositories for zigzag
Users that are interested in zigzag are comparing it to the libraries listed below
Sorting:
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆148Updated this week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆55Updated 3 weeks ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆146Updated 2 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆56Updated 4 months ago
- STONNE: A Simulation Tool for Neural Networks Engines☆135Updated last month
- RTL implementation of Flex-DPE.☆107Updated 5 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆60Updated 4 months ago
- ☆56Updated 4 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆81Updated last year
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆67Updated 3 months ago
- Repository to host and maintain scale-sim-v2 code☆321Updated 3 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆94Updated 10 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆26Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆135Updated last month
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆221Updated last year
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆173Updated this week
- An integrated CGRA design framework☆90Updated 4 months ago
- PyTorch model to RTL flow for low latency inference☆130Updated last year
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆101Updated 3 months ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆75Updated last month
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆30Updated last week
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆71Updated last year
- A co-design architecture on sparse attention☆51Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 2 years ago
- ☆41Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆82Updated last year
- A scalable High-Level Synthesis framework on MLIR☆266Updated last year