KULeuven-MICAS / zigzag
HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators
☆114Updated this week
Related projects ⓘ
Alternatives and complementary repositories for zigzag
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆40Updated this week
- RTL implementation of Flex-DPE.☆91Updated 4 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆126Updated 2 months ago
- STONNE: A Simulation Tool for Neural Networks Engines☆118Updated 5 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆71Updated 3 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆32Updated last year
- ☆45Updated 2 months ago
- MICRO22 artifact evaluation for Sparseloop☆39Updated 2 years ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆113Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆30Updated last month
- CHARM: Composing Heterogeneous Accelerators on Versal ACAP Architecture☆124Updated 2 weeks ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆99Updated last year
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆87Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆26Updated 4 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆200Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆74Updated last year
- A co-design architecture on sparse attention☆44Updated 3 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆113Updated last week
- An Open-Source Tool for CGRA Accelerators☆57Updated 3 months ago
- Repository to host and maintain scale-sim-v2 code☆233Updated 2 weeks ago
- ☆70Updated last year
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆33Updated last year
- Tool for optimize CNN blocking☆93Updated 4 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆85Updated 2 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆31Updated 7 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆64Updated 5 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆68Updated last year
- Automatic generation of FPGA-based learning accelerators for the neural network family☆59Updated 4 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆57Updated 2 months ago