SET-Scheduling-Project / GEMINI-HPCA2024Links
Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators
☆105Updated 7 months ago
Alternatives and similar repositories for GEMINI-HPCA2024
Users that are interested in GEMINI-HPCA2024 are comparing it to the libraries listed below
Sorting:
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆81Updated 8 months ago
- ☆50Updated this week
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆76Updated 7 months ago
- ☆112Updated last year
- ☆47Updated 4 years ago
- A co-design architecture on sparse attention☆54Updated 4 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆45Updated last year
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆87Updated last year
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆69Updated 2 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆66Updated last month
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆21Updated 8 months ago
- ☆49Updated 6 months ago
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆102Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆46Updated 4 months ago
- Research about dataflow architecture☆12Updated 2 years ago
- ☆61Updated 8 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 4 months ago
- STONNE: A Simulation Tool for Neural Networks Engines☆147Updated 5 months ago
- ☆58Updated last year
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆68Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆72Updated last year
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆44Updated 2 years ago
- ☆24Updated 9 months ago
- ☆71Updated 9 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆171Updated this week
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆48Updated 3 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆71Updated last month
- ☆19Updated 7 months ago