SET-Scheduling-Project / GEMINI-HPCA2024
Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators
☆56Updated 2 months ago
Related projects ⓘ
Alternatives and complementary repositories for GEMINI-HPCA2024
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆52Updated this week
- A co-design architecture on sparse attention☆44Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆39Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆40Updated last week
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆80Updated 6 months ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆56Updated last year
- ☆41Updated 3 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆67Updated last week
- [FPGA 2024]FPGA Accelerator for Imbalanced SpMV using HLS☆7Updated last month
- RTL implementation of Flex-DPE.☆91Updated 4 years ago
- ☆26Updated 3 years ago
- ☆45Updated 8 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆32Updated last year
- ☆37Updated 8 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆16Updated 3 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆38Updated 6 months ago
- ☆60Updated this week
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆22Updated 5 months ago
- An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation☆40Updated 7 months ago
- An Open-Source Tool for CGRA Accelerators☆57Updated 3 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆74Updated last year
- ☆13Updated 3 weeks ago
- ☆40Updated 4 months ago
- An Open-Source Tool for CGRA Accelerators☆17Updated 7 months ago
- gem5 repository to study chiplet-based systems☆66Updated 5 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆19Updated last year
- Template-based Reconfigurable Architecture Modeling Framework☆13Updated 2 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆31Updated 7 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆26Updated 4 months ago