Accelergy-Project / accelergy-timeloop-infrastructureLinks
Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop
☆54Updated 2 months ago
Alternatives and similar repositories for accelergy-timeloop-infrastructure
Users that are interested in accelergy-timeloop-infrastructure are comparing it to the libraries listed below
Sorting:
- MICRO22 artifact evaluation for Sparseloop☆45Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆60Updated 4 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated last week
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆54Updated 3 months ago
- RTL implementation of Flex-DPE.☆106Updated 5 years ago
- ☆71Updated 5 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆82Updated last year
- ☆41Updated last year
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆98Updated 3 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆58Updated 7 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- ☆33Updated 3 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆132Updated 5 months ago
- ☆25Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆144Updated last month
- ☆35Updated 5 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- ☆30Updated 8 months ago
- ☆28Updated 3 years ago
- ☆49Updated 3 years ago
- agile hardware-software co-design☆50Updated 3 years ago
- ☆56Updated 3 months ago
- ☆71Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆122Updated 2 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆35Updated 2 months ago