Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop
☆65Oct 14, 2025Updated 5 months ago
Alternatives and similar repositories for accelergy-timeloop-infrastructure
Users that are interested in accelergy-timeloop-infrastructure are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆116Apr 9, 2025Updated 11 months ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆464Feb 19, 2026Updated last month
- ☆14Oct 8, 2024Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆159May 26, 2025Updated 9 months ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Apr 17, 2024Updated last year
- MICRO22 artifact evaluation for Sparseloop☆47Aug 8, 2022Updated 3 years ago
- ☆24Apr 20, 2024Updated last year
- ☆11Aug 4, 2022Updated 3 years ago
- Wraps the NVDLA project for Chipyard integration☆22Sep 2, 2025Updated 6 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago
- ☆32Aug 21, 2021Updated 4 years ago
- C++ RTL simulator for EIE(https://arxiv.org/abs/1602.01528)☆24Mar 17, 2021Updated 5 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆72Dec 29, 2025Updated 2 months ago
- RTL implementation of Flex-DPE.☆115Feb 22, 2020Updated 6 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆114Jan 4, 2023Updated 3 years ago
- ☆28Feb 26, 2023Updated 3 years ago
- ☆43Mar 31, 2025Updated 11 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Apr 30, 2019Updated 6 years ago
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆64Mar 17, 2025Updated last year
- ☆14Apr 8, 2025Updated 11 months ago
- Architect's workbench☆10May 5, 2016Updated 9 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- Repository to host and maintain SCALE-Sim code☆436Feb 2, 2026Updated last month
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆39Dec 9, 2024Updated last year
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- ☆44Jun 30, 2024Updated last year
- ☆14Sep 27, 2021Updated 4 years ago
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 9 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆111Apr 28, 2025Updated 10 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆43May 22, 2023Updated 2 years ago
- ☆87Jan 4, 2026Updated 2 months ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆235Aug 24, 2020Updated 5 years ago
- pLUTo is a DRAM-based Processing-using-Memory architecture that leverages the high density of DRAM to enable the massively parallel stori…☆18Jan 12, 2023Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Apr 4, 2022Updated 3 years ago
- ☆72Feb 16, 2023Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆86Aug 28, 2023Updated 2 years ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆54Mar 24, 2024Updated last year