Accelergy-Project / accelergy-timeloop-infrastructure
Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop
☆50Updated 2 weeks ago
Alternatives and similar repositories for accelergy-timeloop-infrastructure:
Users that are interested in accelergy-timeloop-infrastructure are comparing it to the libraries listed below
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 5 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆37Updated 2 years ago
- ☆70Updated 4 years ago
- ☆39Updated 8 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆70Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- ☆32Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated last month
- ☆26Updated 11 months ago
- ☆29Updated 5 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆48Updated last week
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- RTL implementation of Flex-DPE.☆98Updated 5 years ago
- Eyeriss chip simulator☆36Updated 5 years ago
- ☆25Updated 3 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆48Updated 3 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆55Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆69Updated 5 years ago
- ☆25Updated 2 years ago
- ☆34Updated 3 years ago
- ☆32Updated 4 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆90Updated last month
- ☆43Updated 3 years ago
- ☆52Updated last week
- Tool for optimize CNN blocking☆94Updated 4 years ago
- ☆23Updated 7 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 7 months ago