Accelergy-Project / accelergy-timeloop-infrastructureLinks
Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop
☆52Updated last month
Alternatives and similar repositories for accelergy-timeloop-infrastructure
Users that are interested in accelergy-timeloop-infrastructure are comparing it to the libraries listed below
Sorting:
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- ☆41Updated 11 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- ☆71Updated 5 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆53Updated 2 months ago
- ☆33Updated 3 years ago
- ☆34Updated 4 years ago
- ☆26Updated last year
- Eyeriss chip simulator☆36Updated 5 years ago
- RTL implementation of Flex-DPE.☆100Updated 5 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- ☆35Updated 4 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- ☆25Updated 3 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆55Updated 5 months ago
- ☆27Updated 2 months ago
- Serpens is an HBM FPGA accelerator for SpMV☆19Updated 10 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆43Updated last year
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆36Updated last year
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆42Updated 2 years ago
- ☆45Updated 3 years ago
- ACM TODAES Best Paper Award, 2022☆25Updated last year
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆53Updated 2 months ago
- A general framework for optimizing DNN dataflow on systolic array☆36Updated 4 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 10 months ago