Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop
☆64Oct 14, 2025Updated 4 months ago
Alternatives and similar repositories for accelergy-timeloop-infrastructure
Users that are interested in accelergy-timeloop-infrastructure are comparing it to the libraries listed below
Sorting:
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆115Apr 9, 2025Updated 10 months ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆459Feb 19, 2026Updated last week
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆156May 26, 2025Updated 9 months ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Apr 17, 2024Updated last year
- ☆13Oct 8, 2024Updated last year
- MICRO22 artifact evaluation for Sparseloop☆47Aug 8, 2022Updated 3 years ago
- ☆24Apr 20, 2024Updated last year
- C++ RTL simulator for EIE(https://arxiv.org/abs/1602.01528)☆23Mar 17, 2021Updated 4 years ago
- ☆28Feb 26, 2023Updated 3 years ago
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- Wraps the NVDLA project for Chipyard integration☆22Sep 2, 2025Updated 6 months ago
- ☆14Sep 27, 2021Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- RTL implementation of Flex-DPE.☆115Feb 22, 2020Updated 6 years ago
- ☆11Aug 4, 2022Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Apr 30, 2019Updated 6 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated this week
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 9 years ago
- ☆10Sep 14, 2023Updated 2 years ago
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated 2 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆114Jan 4, 2023Updated 3 years ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆39Dec 9, 2024Updated last year
- ☆32Aug 21, 2021Updated 4 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆72Dec 29, 2025Updated 2 months ago
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- Repository to host and maintain SCALE-Sim code☆417Feb 2, 2026Updated last month
- ☆72Feb 16, 2023Updated 3 years ago
- ☆43Mar 31, 2025Updated 11 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- ☆14Apr 8, 2025Updated 10 months ago
- ☆11Feb 11, 2019Updated 7 years ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆233Aug 24, 2020Updated 5 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆207Jun 25, 2020Updated 5 years ago
- ☆115Nov 17, 2023Updated 2 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Oct 1, 2022Updated 3 years ago