Accelergy-Project / accelergy-timeloop-infrastructure
Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop
☆52Updated 2 weeks ago
Alternatives and similar repositories for accelergy-timeloop-infrastructure:
Users that are interested in accelergy-timeloop-infrastructure are comparing it to the libraries listed below
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆49Updated last month
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆51Updated last week
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- ☆70Updated 5 years ago
- ☆39Updated 10 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆38Updated 2 years ago
- ☆34Updated 4 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆51Updated last month
- ☆26Updated last year
- RTL implementation of Flex-DPE.☆99Updated 5 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆53Updated 4 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆40Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆76Updated 3 years ago
- ☆26Updated last month
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆136Updated 2 months ago
- ☆33Updated 3 years ago
- ☆30Updated last month
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- Eyeriss chip simulator☆36Updated 5 years ago
- ☆35Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆31Updated this week
- ☆25Updated 3 years ago
- ☆33Updated 6 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 9 months ago
- ☆71Updated 2 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆95Updated 3 weeks ago