cwfletcher / buffets
Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.
☆68Updated 5 years ago
Alternatives and similar repositories for buffets:
Users that are interested in buffets are comparing it to the libraries listed below
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- An Open-Source Tool for CGRA Accelerators☆59Updated 2 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆62Updated 8 months ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆48Updated this week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆70Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated last month
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆87Updated 5 months ago
- Release of stream-specialization software/hardware stack.☆121Updated last year
- ☆47Updated last month
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆121Updated last week
- ☆24Updated 4 months ago
- RTL implementation of Flex-DPE.☆98Updated 5 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 7 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆48Updated 2 weeks ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- ☆71Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 5 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 5 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆120Updated 4 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆63Updated this week
- An integrated CGRA design framework☆87Updated 4 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆55Updated 3 years ago
- ☆26Updated 11 months ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- EQueue Dialect☆40Updated 3 years ago
- Tool for optimize CNN blocking☆94Updated 4 years ago
- ☆55Updated this week
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆71Updated 2 years ago