Accelergy-Project / pytorch2timeloop-converter
☆10Updated 7 months ago
Alternatives and similar repositories for pytorch2timeloop-converter
Users that are interested in pytorch2timeloop-converter are comparing it to the libraries listed below
Sorting:
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- ☆40Updated 10 months ago
- ☆33Updated 3 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- Heterogenous ML accelerator☆18Updated last week
- ☆26Updated last year
- ☆16Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆14Updated 7 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated last month
- ☆25Updated 3 years ago
- ☆14Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆38Updated 2 years ago
- ☆18Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated 2 weeks ago
- agile hardware-software co-design☆46Updated 3 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆53Updated 5 months ago
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- ☆26Updated last month
- ☆14Updated 2 years ago
- FRAME: Fast Roofline Analytical Modeling and Estimation☆34Updated last year
- ☆10Updated 2 years ago
- Open-source artifacts and codes of our MICRO'23 paper titled “Sparse-DySta: Sparsity-Aware Dynamic and Static Scheduling for Sparse Multi…☆38Updated last year
- ☆28Updated 2 years ago
- ☆14Updated last year
- EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator☆12Updated 5 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆51Updated last month