Alternatives and similar repositories for pytorch2timeloop-converter

Users that are interested in pytorch2timeloop-converter are comparing it to the libraries listed below

• Accelergy-Project / micro22-sparseloop-artifact
  MICRO22 artifact evaluation for Sparseloop
  ☆43Updated 2 years ago
• kartik-hegde / mindmappings
  A reference implementation of the Mind Mappings Framework.
  ☆29Updated 3 years ago
• Accelergy-Project / processing-in-memory-design
  ☆26Updated last year
• maestro-project / gamma
  ☆41Updated 11 months ago
• maestro-project / confuciux
  ☆33Updated 3 years ago
• maestro-project / magma
  ☆16Updated 2 years ago
• Accelergy-Project / accelergy-timeloop-infrastructure
  Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop
  ☆52Updated last month
• scalesim-project / krittika
  Heterogenous ML accelerator
  ☆18Updated last month
• he-actlab / planaria.code
  ☆25Updated 3 years ago
• ucb-bar / cosa
  A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)
  ☆79Updated last year
• MPSLab-ASU / dMazeRunner
  dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators
  ☆45Updated 3 years ago
• Accelergy-Project / timeloop-accelergy-tutorial
  Docker container with tools for the Timeloop/Accelergy tutorial
  ☆22Updated last year
• union-codesign / union
  ☆14Updated 3 years ago
• adam-smnk / Open-CIM-Compiler
  ☆31Updated 3 years ago
• stonne-simulator / sst-elements-with-stonne
  STONNE Simulator integrated into SST Simulator
  ☆19Updated last year
• ucb-bar / dosa
  DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators
  ☆15Updated 7 months ago
• Zhaoshixin-sky / CIM-MLC
  [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators
  ☆36Updated last year
• CASR-HKU / DPACS
  ☆18Updated 2 years ago
• chiragsakhuja / spotlight
  ☆16Updated 2 years ago
• ConvolutedDog / HyFiSS
  HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs
  ☆34Updated 5 months ago
• chenxm1986 / PIM-Toolchain
  EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator
  ☆12Updated 6 months ago
• diwu1990 / uSystolic-Sim
  A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.
  ☆77Updated 3 years ago
• joaomiguelvieira / gem5-accel
  ☆9Updated last year
• Zhu-Zixuan / Bitlet-PE
  A bit-level sparsity-awared multiply-accumulate process element.
  ☆16Updated 10 months ago
• KULeuven-MICAS / DeFiNES
  A framework for fast exploration of the depth-first scheduling space for DNN accelerators
  ☆39Updated 2 years ago
• casys-kaist / mNPUsim
  mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)
  ☆55Updated 5 months ago
• KULeuven-MICAS / stream
  Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.
  ☆53Updated last month
• pku-liang / HASCO
  agile hardware-software co-design
  ☆47Updated 3 years ago
• ucb-bar / MoCA
  ☆28Updated 2 years ago
• synergy-noc-generators / Proteus
  ☆10Updated 2 years ago