Alternatives and similar repositories for pytorch2timeloop-converter

Users that are interested in pytorch2timeloop-converter are comparing it to the libraries listed below

• maestro-project / gamma
  ☆41Updated 11 months ago
• kartik-hegde / mindmappings
  A reference implementation of the Mind Mappings Framework.
  ☆29Updated 3 years ago
• Accelergy-Project / micro22-sparseloop-artifact
  MICRO22 artifact evaluation for Sparseloop
  ☆44Updated 2 years ago
• Accelergy-Project / processing-in-memory-design
  ☆25Updated last year
• maestro-project / magma
  ☆16Updated 3 years ago
• maestro-project / confuciux
  ☆33Updated 3 years ago
• MPSLab-ASU / dMazeRunner
  dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators
  ☆45Updated 3 years ago
• scalesim-project / krittika
  Heterogenous ML accelerator
  ☆18Updated last month
• ucb-bar / cosa
  A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)
  ☆81Updated last year
• he-actlab / planaria.code
  ☆26Updated 3 years ago
• Accelergy-Project / accelergy-timeloop-infrastructure
  Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop
  ☆53Updated 2 months ago
• CASR-HKU / DPACS
  ☆18Updated 2 years ago
• Accelergy-Project / timeloop-accelergy-tutorial
  Docker container with tools for the Timeloop/Accelergy tutorial
  ☆22Updated last year
• ucb-bar / dosa
  DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators
  ☆15Updated 8 months ago
• stonne-simulator / sst-elements-with-stonne
  STONNE Simulator integrated into SST Simulator
  ☆19Updated last year
• adam-smnk / Open-CIM-Compiler
  ☆31Updated 4 years ago
• diwu1990 / uSystolic-Sim
  A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.
  ☆79Updated 3 years ago
• maeri-project / mRNA
  mRNA
  ☆22Updated 4 years ago
• Aayush-Ankit / puma-simulator
  [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…
  ☆65Updated 2 years ago
• Zhaoshixin-sky / CIM-MLC
  [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators
  ☆38Updated last year
• joaomiguelvieira / gem5-accel
  ☆9Updated last year
• casys-kaist / mNPUsim
  mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)
  ☆55Updated 6 months ago
• Zhu-Zixuan / Bitlet-PE
  A bit-level sparsity-awared multiply-accumulate process element.
  ☆16Updated 11 months ago
• KULeuven-MICAS / stream
  Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.
  ☆54Updated this week
• CASR-HKU / AGNA-FCCM2023
  ☆12Updated last year
• chenxm1986 / PIM-Toolchain
  EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator
  ☆12Updated 2 weeks ago
• union-codesign / union
  ☆14Updated 3 years ago
• fffasttime / AnyPackingNet
  ☆27Updated 2 months ago
• pku-liang / Sanger
  A co-design architecture on sparse attention
  ☆52Updated 3 years ago
• chiragsakhuja / spotlight
  ☆16Updated 2 years ago