Accelergy-Project / pytorch2timeloop-converter
☆10Updated 3 months ago
Alternatives and similar repositories for pytorch2timeloop-converter:
Users that are interested in pytorch2timeloop-converter are comparing it to the libraries listed below
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- ☆31Updated 3 years ago
- ☆37Updated 6 months ago
- MICRO22 artifact evaluation for Sparseloop☆41Updated 2 years ago
- ☆25Updated 8 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- ☆25Updated 3 years ago
- ☆16Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆77Updated last year
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated 9 months ago
- Heterogenous ML accelerator☆16Updated 3 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆47Updated this week
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆44Updated last month
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆13Updated 3 months ago
- ☆15Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆67Updated 3 years ago
- ☆22Updated last year
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆14Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆46Updated this week
- EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator☆10Updated last month
- ☆28Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆17Updated 9 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆36Updated 5 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆17Updated 5 months ago
- ☆12Updated last year
- FRAME: Fast Roofline Analytical Modeling and Estimation☆33Updated last year
- ☆18Updated last year
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆83Updated last month
- agile hardware-software co-design☆47Updated 3 years ago