Accelergy-Project / timeloop-accelergy-exercisesLinks
Exercises for exploring the Fibertree, Timeloop and Accelergy tools
☆106Updated 6 months ago
Alternatives and similar repositories for timeloop-accelergy-exercises
Users that are interested in timeloop-accelergy-exercises are comparing it to the libraries listed below
Sorting:
- RTL implementation of Flex-DPE.☆113Updated 5 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆150Updated 5 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆157Updated this week
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆58Updated last week
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆67Updated last month
- STONNE: A Simulation Tool for Neural Networks Engines☆142Updated 4 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆87Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆162Updated 2 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆60Updated 3 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆113Updated 2 years ago
- ☆71Updated 5 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆81Updated 3 years ago
- ☆41Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆224Updated 2 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆40Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆175Updated 2 months ago
- Tool for optimize CNN blocking☆93Updated 5 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆78Updated 6 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆236Updated last year
- ☆35Updated 5 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆68Updated 3 weeks ago
- ☆68Updated 2 weeks ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆66Updated 5 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- ☆72Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆72Updated last year