Accelergy-Project / timeloop-accelergy-exercises
Exercises for exploring the Fibertree, Timeloop and Accelergy tools
☆85Updated 2 months ago
Related projects ⓘ
Alternatives and complementary repositories for timeloop-accelergy-exercises
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆46Updated 2 weeks ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆126Updated 2 months ago
- RTL implementation of Flex-DPE.☆91Updated 4 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆23Updated 7 months ago
- An Open-Source Tool for CGRA Accelerators☆57Updated 3 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆71Updated 3 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆39Updated 2 years ago
- ☆69Updated 4 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆99Updated last year
- Tool for optimize CNN blocking☆93Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- CHARM: Composing Heterogeneous Accelerators on Versal ACAP Architecture☆124Updated 2 weeks ago
- STONNE: A Simulation Tool for Neural Networks Engines☆118Updated 5 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆114Updated this week
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆80Updated last month
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆32Updated last year
- ☆25Updated 7 months ago
- ☆30Updated 4 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆113Updated last week
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆30Updated last month
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆176Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆64Updated 11 months ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆59Updated 4 years ago
- A Fast DNN Accelerator Design Space Exploration Framework.☆45Updated 2 years ago
- ☆70Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆64Updated 5 years ago
- An integrated CGRA design framework☆83Updated last week
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- Approximate layers - TensorFlow extension☆26Updated 7 months ago