Accelergy-Project / timeloop-accelergy-exercises
Exercises for exploring the Fibertree, Timeloop and Accelergy tools
☆95Updated last month
Alternatives and similar repositories for timeloop-accelergy-exercises
Users that are interested in timeloop-accelergy-exercises are comparing it to the libraries listed below
Sorting:
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated last month
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆136Updated 2 months ago
- RTL implementation of Flex-DPE.☆99Updated 5 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆90Updated 7 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated 3 weeks ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 9 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 2 months ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆61Updated 3 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆38Updated 2 years ago
- ☆70Updated 5 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆142Updated this week
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆109Updated 2 years ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆132Updated last year
- ☆40Updated 10 months ago
- An Open-Source Tool for CGRA Accelerators☆65Updated last month
- Approximate layers - TensorFlow extension☆27Updated last month
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆68Updated last year
- STONNE: A Simulation Tool for Neural Networks Engines☆131Updated 11 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆51Updated last month
- A DSL for Systolic Arrays☆79Updated 6 years ago
- ☆71Updated 2 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆64Updated 2 years ago
- gem5 repository to study chiplet-based systems☆72Updated 6 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆148Updated last month
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆51Updated 2 months ago