☆24Apr 20, 2024Updated last year
Alternatives and similar repositories for processing-in-memory-design
Users that are interested in processing-in-memory-design are comparing it to the libraries listed below
Sorting:
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Apr 17, 2024Updated last year
- ☆14Oct 8, 2024Updated last year
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆26Sep 21, 2021Updated 4 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆157May 26, 2025Updated 9 months ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆116Apr 9, 2025Updated 11 months ago
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆10Jun 1, 2021Updated 4 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆65Oct 14, 2025Updated 5 months ago
- ☆32Aug 21, 2021Updated 4 years ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆463Feb 19, 2026Updated last month
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆79Oct 10, 2022Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆30Dec 2, 2021Updated 4 years ago
- ☆14Mar 10, 2024Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆47Aug 8, 2022Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆22Apr 5, 2024Updated last year
- Heterogenous ML accelerator☆20May 5, 2025Updated 10 months ago
- ☆22Feb 18, 2025Updated last year
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆214Apr 18, 2023Updated 2 years ago
- BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization (ICLR 2021)☆42Jan 12, 2021Updated 5 years ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆31Oct 23, 2023Updated 2 years ago
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆135Aug 27, 2018Updated 7 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆67Apr 17, 2023Updated 2 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆17May 12, 2022Updated 3 years ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆43Oct 30, 2019Updated 6 years ago
- ☆14Sep 27, 2021Updated 4 years ago
- MNSIM version 1.1. We have uploaded a high-level modeling tool and please use this version: https://github.com/Zhu-Zhenhua/MNSIM_Python☆12Dec 12, 2019Updated 6 years ago
- ☆11Mar 14, 2023Updated 3 years ago
- Processing in Memory Emulation☆24Feb 24, 2023Updated 3 years ago
- Simulator for LLM inference on an abstract 3D AIMC-based accelerator☆26Sep 18, 2025Updated 6 months ago
- HW accelerator mapping optimization framework for in-memory computing☆28Jun 3, 2025Updated 9 months ago
- A general framework for optimizing DNN dataflow on systolic array☆39Jan 2, 2021Updated 5 years ago
- Benchmark framework of synaptic device technologies for a simple neural network☆228Nov 3, 2021Updated 4 years ago
- pLUTo is a DRAM-based Processing-using-Memory architecture that leverages the high density of DRAM to enable the massively parallel stori…☆18Jan 12, 2023Updated 3 years ago
- ☆15Nov 12, 2023Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42May 24, 2020Updated 5 years ago
- PyTorch Implementation of Online Training of Spiking Recurrent Neural Networks with Phase-Change Memory Synapses☆21Sep 25, 2021Updated 4 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆146Aug 24, 2023Updated 2 years ago
- ☆20Nov 18, 2024Updated last year
- Architecture for RRAM multilevel programming☆17Sep 6, 2018Updated 7 years ago