HewlettPackard / cactiLinks
An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model
☆525Updated last year
Alternatives and similar repositories for cacti
Users that are interested in cacti are comparing it to the libraries listed below
Sorting:
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆438Updated last year
- BookSim 2.0☆396Updated last year
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆210Updated 5 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆255Updated 3 years ago
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆678Updated 2 years ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆476Updated 2 weeks ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆213Updated 2 years ago
- Repository to host and maintain SCALE-Sim code☆409Updated last month
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆332Updated this week
- Network on Chip Simulator☆300Updated 2 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆236Updated 3 years ago
- DRAMSim2: A cycle accurate DRAM simulator☆294Updated 5 years ago
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆664Updated last week
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆245Updated last year
- ☆377Updated 2 years ago
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆131Updated 7 years ago
- Fast and accurate DRAM power and energy estimation tool☆188Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆483Updated last month
- A scalable High-Level Synthesis framework on MLIR☆286Updated last year
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆179Updated 3 years ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆447Updated 3 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆291Updated 2 months ago
- A pre-RTL, power-performance model for fixed-function accelerators☆184Updated 2 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆373Updated last year
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆401Updated 3 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆166Updated 2 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆136Updated 5 years ago
- A Chisel RTL generator for network-on-chip interconnects☆224Updated 2 months ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆154Updated 7 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆152Updated this week