HewlettPackard / cactiLinks
An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model
☆469Updated last year
Alternatives and similar repositories for cacti
Users that are interested in cacti are comparing it to the libraries listed below
Sorting:
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆379Updated 10 months ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆187Updated 4 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆239Updated 2 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆281Updated last month
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆352Updated last month
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆436Updated last week
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆640Updated last year
- DRAMSim2: A cycle accurate DRAM simulator☆273Updated 4 years ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆201Updated 2 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆274Updated 2 months ago
- Repository to host and maintain scale-sim-v2 code☆308Updated 2 months ago
- Fast and accurate DRAM power and energy estimation tool☆165Updated this week
- BookSim 2.0☆341Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆170Updated 2 years ago
- Berkeley's Spatial Array Generator☆978Updated 2 months ago
- A scalable High-Level Synthesis framework on MLIR☆261Updated last year
- Network on Chip Simulator☆276Updated last year
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆376Updated 3 weeks ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆395Updated 2 weeks ago
- ☆331Updated 9 months ago
- A pre-RTL, power-performance model for fixed-function accelerators☆177Updated last year
- Modeling Architectural Platform☆193Updated last week
- ☆353Updated 2 years ago
- Comment on the rocket-chip source code☆179Updated 6 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆348Updated 5 months ago
- ☆164Updated this week
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆115Updated 6 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆153Updated 2 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆172Updated this week