HewlettPackard / cactiLinks
An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model
☆473Updated last year
Alternatives and similar repositories for cacti
Users that are interested in cacti are comparing it to the libraries listed below
Sorting:
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆380Updated 11 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆240Updated 2 years ago
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆643Updated last year
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆357Updated 2 months ago
- BookSim 2.0☆344Updated last year
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆189Updated 4 years ago
- DRAMSim2: A cycle accurate DRAM simulator☆274Updated 4 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆287Updated 2 months ago
- Repository to host and maintain scale-sim-v2 code☆315Updated 2 months ago
- Network on Chip Simulator☆280Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆205Updated 2 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆177Updated last year
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆171Updated 2 years ago
- A scalable High-Level Synthesis framework on MLIR☆265Updated last year
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆117Updated 6 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆441Updated last week
- ☆356Updated 2 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆154Updated 2 years ago
- Fast and accurate DRAM power and energy estimation tool☆168Updated last week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆275Updated 2 months ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆218Updated last year
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆603Updated 2 weeks ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆349Updated 5 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆135Updated last month
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆147Updated this week
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆173Updated this week
- Benchmarks for Accelerator Design and Customized Architectures☆129Updated 5 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆111Updated 2 years ago
- A Chisel RTL generator for network-on-chip interconnects☆204Updated 2 months ago