HewlettPackard / cactiLinks
An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model
☆481Updated last year
Alternatives and similar repositories for cacti
Users that are interested in cacti are comparing it to the libraries listed below
Sorting:
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆396Updated last year
- BookSim 2.0☆356Updated last year
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆242Updated 2 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆192Updated 5 years ago
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆649Updated 2 years ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆369Updated last month
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆205Updated 2 years ago
- DRAMSim2: A cycle accurate DRAM simulator☆278Updated 4 years ago
- Repository to host and maintain SCALE-Sim code☆333Updated 2 weeks ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆300Updated 3 months ago
- Network on Chip Simulator☆287Updated last month
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆119Updated 7 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆222Updated 2 years ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆174Updated 2 years ago
- A scalable High-Level Synthesis framework on MLIR☆272Updated last year
- ☆361Updated 2 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆178Updated last year
- Fast and accurate DRAM power and energy estimation tool☆173Updated 2 weeks ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆225Updated last year
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆416Updated last month
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆279Updated 4 months ago
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆614Updated 3 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆453Updated last month
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆157Updated 2 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆354Updated 7 months ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆147Updated 3 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆382Updated last month
- Learning gem5 is a work-in-progress book to help gem5 users get started using gem5.☆186Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆136Updated 2 months ago
- PrIM (Processing-In-Memory benchmarks) is the first benchmark suite for a real-world processing-in-memory (PIM) architecture. PrIM is dev…☆162Updated last year