HewlettPackard / cacti
An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model
☆407Updated 4 months ago
Related projects ⓘ
Alternatives and complementary repositories for cacti
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆316Updated 3 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆220Updated 2 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆169Updated 4 years ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆246Updated 4 months ago
- DRAMSim2: A cycle accurate DRAM simulator☆255Updated 4 years ago
- Network on Chip Simulator☆239Updated 9 months ago
- Fast and accurate DRAM power and energy estimation tool☆128Updated last week
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆185Updated last year
- BookSim 2.0☆277Updated 4 months ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆146Updated 2 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆223Updated 3 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆379Updated this week
- AutoSA: Polyhedral-Based Systolic Array Compiler☆200Updated last year
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆584Updated last year
- Modeling Architectural Platform☆167Updated last week
- A pre-RTL, power-performance model for fixed-function accelerators☆170Updated 10 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆260Updated 2 weeks ago
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆105Updated 6 years ago
- Repository to host and maintain scale-sim-v2 code☆233Updated 2 weeks ago
- Comment on the rocket-chip source code☆168Updated 6 years ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆136Updated this week
- A scalable High-Level Synthesis framework on MLIR☆228Updated 6 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆343Updated last week
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆522Updated this week
- ☆337Updated last year
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆307Updated 2 years ago
- A Chisel RTL generator for network-on-chip interconnects☆177Updated 2 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆135Updated last year
- Learning gem5 is a work-in-progress book to help gem5 users get started using gem5.☆176Updated last year
- The Sniper Multi-Core Simulator☆101Updated 2 weeks ago