HewlettPackard / cactiLinks
An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model
☆513Updated last year
Alternatives and similar repositories for cacti
Users that are interested in cacti are comparing it to the libraries listed below
Sorting:
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆430Updated last year
- BookSim 2.0☆386Updated last year
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆253Updated 3 years ago
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆671Updated 2 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆206Updated 5 years ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆460Updated last month
- Network on Chip Simulator☆293Updated last month
- Repository to host and maintain SCALE-Sim code☆381Updated last month
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆212Updated 2 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆321Updated 2 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆230Updated 3 years ago
- DRAMSim2: A cycle accurate DRAM simulator☆294Updated 5 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆472Updated 2 weeks ago
- ☆371Updated 2 years ago
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆126Updated 7 years ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆178Updated 3 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆242Updated last year
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆654Updated last week
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆434Updated 2 months ago
- A scalable High-Level Synthesis framework on MLIR☆284Updated last year
- Fast and accurate DRAM power and energy estimation tool☆187Updated 2 months ago
- A pre-RTL, power-performance model for fixed-function accelerators☆182Updated last year
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆287Updated last month
- Berkeley's Spatial Array Generator☆1,135Updated last week
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆163Updated 2 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆372Updated 10 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆135Updated 5 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆113Updated 2 years ago
- ☆201Updated last month
- Accelergy is an energy estimation infrastructure for accelerator energy estimations