HewlettPackard / cactiLinks
An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model
☆463Updated 11 months ago
Alternatives and similar repositories for cacti
Users that are interested in cacti are comparing it to the libraries listed below
Sorting:
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆376Updated 10 months ago
- Network on Chip Simulator☆271Updated last year
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆237Updated 2 years ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆341Updated last month
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆639Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆429Updated 2 weeks ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆186Updated 4 years ago
- DRAMSim2: A cycle accurate DRAM simulator☆273Updated 4 years ago
- BookSim 2.0☆336Updated 11 months ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆200Updated 2 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆273Updated 3 weeks ago
- Repository to host and maintain scale-sim-v2 code☆300Updated last month
- Fast and accurate DRAM power and energy estimation tool☆163Updated 2 weeks ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆269Updated last month
- Berkeley's Spatial Array Generator☆961Updated last month
- ☆351Updated 2 years ago
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆115Updated 6 years ago
- A scalable High-Level Synthesis framework on MLIR☆259Updated last year
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆167Updated 2 years ago
- ☆326Updated 8 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆176Updated last year
- ☆173Updated last month
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆599Updated this week
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆374Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆500Updated 3 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆575Updated last week
- Comment on the rocket-chip source code☆179Updated 6 years ago
- ☆159Updated last month
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆134Updated last year