HewlettPackard / cacti
An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model
☆449Updated 10 months ago
Alternatives and similar repositories for cacti:
Users that are interested in cacti are comparing it to the libraries listed below
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆361Updated 8 months ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆323Updated 3 weeks ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆232Updated 2 years ago
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆630Updated last year
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆183Updated 4 years ago
- DRAMSim2: A cycle accurate DRAM simulator☆270Updated 4 years ago
- Repository to host and maintain scale-sim-v2 code☆283Updated last week
- BookSim 2.0☆324Updated 10 months ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆258Updated last month
- Fast and accurate DRAM power and energy estimation tool☆156Updated last week
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆198Updated 2 years ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆159Updated 2 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆418Updated last month
- ☆351Updated last year
- Network on Chip Simulator☆265Updated last year
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆266Updated 5 months ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆337Updated 3 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆218Updated 2 years ago
- Berkeley's Spatial Array Generator☆930Updated last week
- A pre-RTL, power-performance model for fixed-function accelerators☆175Updated last year
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆369Updated this week
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆113Updated 6 years ago
- ☆319Updated 7 months ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆378Updated 3 weeks ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆149Updated 2 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆212Updated last year
- A scalable High-Level Synthesis framework on MLIR☆255Updated 11 months ago
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆579Updated 3 weeks ago
- ☆147Updated 2 weeks ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆318Updated 3 months ago