AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog
☆20Sep 2, 2023Updated 2 years ago
Alternatives and similar repositories for AMBA
Users that are interested in AMBA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AHB Bus lite v3.0☆17Aug 7, 2019Updated 6 years ago
- General Purpose IO with APB4 interface☆16May 10, 2024Updated 2 years ago
- APB Timer Unit☆14Oct 30, 2025Updated 8 months ago
- FPGA Low latency 10GBASE-R PCS☆13May 23, 2023Updated 3 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- AXI4 with a FIFO integrated with VIP☆25Feb 29, 2024Updated 2 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- Test Realtime FIR/IIR Filter using FMAC (Filter Math ACCcelerator). The FMAC unit is built around a fixed point multiplier and accumulato…☆13Nov 10, 2021Updated 4 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆35Mar 21, 2020Updated 6 years ago
- ☆20Nov 18, 2022Updated 3 years ago
- ☆14Jul 5, 2019Updated 6 years ago
- Interface Protocol in Verilog☆52Aug 2, 2019Updated 6 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆18Oct 6, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆14Jul 28, 2021Updated 4 years ago
- APB Logic☆26Updated this week
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆28Sep 8, 2024Updated last year
- UVM Testbench for synchronus fifo☆19Aug 28, 2020Updated 5 years ago
- ☆15Jun 26, 2026Updated last week
- A verilog based 5-stage pipelined RISC-V Processor code.☆40Mar 25, 2020Updated 6 years ago
- ☆27Jun 26, 2014Updated 12 years ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated 2 years ago
- ☆18Apr 5, 2015Updated 11 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Repository for keeping code from YouTube Tutorials☆11Sep 27, 2022Updated 3 years ago
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated 5 months ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 2 years ago
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 10 years ago
- To design test bench of the APB protocol☆21Dec 30, 2020Updated 5 years ago
- ☆14Jun 22, 2022Updated 4 years ago
- ☆17Jul 1, 2024Updated 2 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆26Jan 1, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Open source tools for IC design☆14Dec 12, 2024Updated last year
- Source-Opened RISCV for Crypto☆18Jan 18, 2022Updated 4 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆18Oct 19, 2024Updated last year
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Jun 21, 2026Updated last week
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- ☆56Jun 19, 2021Updated 5 years ago