tom-urkin / AMBALinks
AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog
☆14Updated last year
Alternatives and similar repositories for AMBA
Users that are interested in AMBA are comparing it to the libraries listed below
Sorting:
- ☆20Updated 2 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- Design and UVM-TB of RISC -V Microprocessor☆20Updated 11 months ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆12Updated 2 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆11Updated 2 years ago
- UVM Testbench for synchronus fifo☆17Updated 4 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- IEEE Executive project for the year 2021-2022☆9Updated 2 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆10Updated 6 years ago
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆14Updated this week
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- ☆21Updated 5 years ago
- ☆25Updated 4 years ago
- System Verilog using Functional Verification☆12Updated last year
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆13Updated 6 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Maven Silicon Project☆17Updated 6 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- AXI4 with a FIFO integrated with VIP☆19Updated last year
- SoC Based on ARM Cortex-M3☆32Updated 2 weeks ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- ☆17Updated 10 years ago
- AHB Bus lite v3.0☆15Updated 5 years ago
- ☆12Updated 2 months ago
- ☆20Updated 5 years ago
- RTL Design and Verification☆14Updated 4 years ago