tom-urkin / AMBA
AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog
☆9Updated last year
Related projects ⓘ
Alternatives and complementary repositories for AMBA
- Design and UVM-TB of RISC -V Microprocessor☆13Updated 4 months ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆12Updated 9 months ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆10Updated 4 years ago
- verification of simple axi-based cache☆17Updated 5 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆15Updated 10 years ago
- CORE-V MCU UVM Environment and Test Bench☆17Updated 4 months ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆10Updated 5 years ago
- To design test bench of the APB protocol☆15Updated 3 years ago
- ☆16Updated 2 years ago
- ☆17Updated 9 years ago
- AHB Bus lite v3.0☆13Updated 5 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆12Updated 2 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆17Updated 6 years ago
- ☆20Updated 5 years ago
- CORDIC VLSI-IP for deep learning activation functions☆13Updated 5 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆12Updated 5 years ago
- RTL code of some arbitration algorithm☆12Updated 5 years ago
- UVM Testbench for synchronus fifo☆15Updated 4 years ago
- Asynchronous fifo in verilog☆32Updated 8 years ago
- AXI4 with a FIFO integrated with VIP☆15Updated 8 months ago
- DMA core compatible with AHB3-Lite☆10Updated 5 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆12Updated 9 years ago
- Implementation of the PCIe physical layer☆30Updated last week
- Maven Silicon Project☆18Updated 6 years ago
- SystemVerilog examples and projects☆17Updated 6 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆16Updated last year
- A 32 point radix-2 FFT module written in Verilog☆20Updated 4 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆21Updated 6 years ago
- SoC Based on ARM Cortex-M3☆25Updated 6 months ago