chrisneuf / Deep-Neural-Network-Hardware-AcceleratorLinks
My implementation of an FPGA Deep Neural Network Hardware Accelerator, moved from my bitbucket
☆26Updated 6 years ago
Alternatives and similar repositories for Deep-Neural-Network-Hardware-Accelerator
Users that are interested in Deep-Neural-Network-Hardware-Accelerator are comparing it to the libraries listed below
Sorting:
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- Hardware accelerator for convolutional neural networks☆55Updated 3 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆168Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆226Updated 2 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated 2 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆59Updated 4 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆130Updated 7 months ago
- IC implementation of TPU☆132Updated 5 years ago
- AMD University Program HLS tutorial☆108Updated 11 months ago
- Verilog implementation of Softmax function☆69Updated 3 years ago
- ☆66Updated 6 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆108Updated 2 months ago
- ☆117Updated 5 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆161Updated last year
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆12Updated last year
- Small-scale Tensor Processing Unit built on an FPGA☆202Updated 6 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆80Updated 2 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- Vitis HLS Library for FINN☆207Updated last month
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆148Updated 6 months ago
- Library of approximate arithmetic circuits☆55Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆45Updated last year
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆15Updated 2 weeks ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆89Updated this week
- SystemVerilog files for lab project on a DNN hardware accelerator☆17Updated 4 years ago
- OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.☆80Updated last year
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆158Updated 2 years ago
- ai_accelerator_basic_for_student (no solve)☆12Updated 5 years ago