chrisneuf / Deep-Neural-Network-Hardware-AcceleratorLinks
My implementation of an FPGA Deep Neural Network Hardware Accelerator, moved from my bitbucket
☆26Updated 6 years ago
Alternatives and similar repositories for Deep-Neural-Network-Hardware-Accelerator
Users that are interested in Deep-Neural-Network-Hardware-Accelerator are comparing it to the libraries listed below
Sorting:
- This is a verilog implementation of 4x4 systolic array multiplier☆70Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆177Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆235Updated 2 years ago
- AMD University Program HLS tutorial☆121Updated last year
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- ☆123Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆109Updated 5 years ago
- Verilog implementation of Softmax function☆77Updated 3 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆83Updated 2 years ago
- Verilog Implementation of 32-bit Floating Point Adder☆44Updated 5 years ago
- ☆71Updated 7 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆39Updated 3 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆121Updated 4 months ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated 2 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆171Updated last year
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- IC implementation of TPU☆140Updated 5 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆13Updated last year
- SystemVerilog files for lab project on a DNN hardware accelerator☆18Updated 4 years ago
- Library of approximate arithmetic circuits☆61Updated 3 years ago
- OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.☆80Updated 2 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆168Updated 2 years ago
- ai_accelerator_basic_for_student (no solve)☆12Updated 5 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆100Updated this week
- Hardware accelerator for convolutional neural networks☆60Updated 3 years ago
- Small-scale Tensor Processing Unit built on an FPGA☆212Updated 6 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆139Updated 10 months ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆158Updated 9 months ago
- Convolutional Neural Network Using High Level Synthesis☆90Updated 5 years ago
- A novel FPGA-based intent recognition systemutilizing deep recurrent neural networks☆26Updated 4 years ago