chrisneuf / Deep-Neural-Network-Hardware-AcceleratorLinks
My implementation of an FPGA Deep Neural Network Hardware Accelerator, moved from my bitbucket
☆27Updated 5 years ago
Alternatives and similar repositories for Deep-Neural-Network-Hardware-Accelerator
Users that are interested in Deep-Neural-Network-Hardware-Accelerator are comparing it to the libraries listed below
Sorting:
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆78Updated 4 months ago
- ☆65Updated 6 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆33Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆37Updated last year
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆39Updated 11 months ago
- ☆112Updated 4 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆55Updated 4 years ago
- ☆34Updated 6 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆14Updated 10 months ago
- Verilog implementation of Softmax function☆67Updated 2 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆118Updated last month
- A collection of tutorials for the fpgaConvNet framework.☆41Updated 9 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆211Updated 2 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆154Updated last year
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- AMD University Program HLS tutorial☆97Updated 7 months ago
- Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .☆12Updated 6 years ago
- Verilog Implementation of 32-bit Floating Point Adder☆40Updated 5 years ago