chrisneuf / Deep-Neural-Network-Hardware-AcceleratorLinks
My implementation of an FPGA Deep Neural Network Hardware Accelerator, moved from my bitbucket
☆27Updated 5 years ago
Alternatives and similar repositories for Deep-Neural-Network-Hardware-Accelerator
Users that are interested in Deep-Neural-Network-Hardware-Accelerator are comparing it to the libraries listed below
Sorting:
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆73Updated 3 months ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆36Updated last year
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- ☆65Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆38Updated 10 months ago
- Verilog implementation of Softmax function☆66Updated 2 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆31Updated 2 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆54Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆33Updated 4 years ago
- ☆33Updated 6 years ago
- ☆111Updated 4 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Library of approximate arithmetic circuits☆53Updated 2 years ago
- ☆10Updated 3 years ago
- ☆16Updated 3 weeks ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆14Updated 10 months ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆122Updated 3 months ago
- ai_accelerator_basic_for_student (no solve)☆11Updated 5 years ago
- Verilog Implementation of 32-bit Floating Point Adder☆40Updated 5 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆205Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- eyeriss-chisel3☆40Updated 3 years ago