A Convolutional Neural Network (CNN) hardware accelerator for image recognition
☆16Jul 14, 2019Updated 7 years ago
Alternatives and similar repositories for cnn-accelerator
Users that are interested in cnn-accelerator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository contains source code for CNN layers of ALexNet using Xilinx HLS Vivado.☆10Jun 25, 2022Updated 4 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 7 years ago
- FPGA-based HyperLogLog Accelerator☆12Jul 13, 2020Updated 6 years ago
- This repository contains all the materials related to the basic MOSFET theory, CMOS technology, circuit and layout design, and basic PDK …☆15Dec 15, 2023Updated 2 years ago
- ☆14Jul 6, 2026Updated 3 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- test images with not appropriate labels in MNIST dataset☆10Mar 3, 2018Updated 8 years ago
- Neuromorphic computing is a new technology which uses very-large-scale integration (VLSI) systems containing electrical analogs that mimi…☆12Dec 17, 2021Updated 4 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- A high-performance hardware accelerator for compression/decompression algorithm library of zlib based on kunpeng processor☆17May 19, 2021Updated 5 years ago
- Documentation for IHP 130nm BiCMOS Open Source PDK☆10Oct 14, 2026Updated 3 weeks ago
- ☆15Feb 6, 2021Updated 5 years ago
- Implementation of both, sequential and 5-stage pipelined x86 64-bit processor in Verilog, designed to handle data dependencies like load-…☆14Jul 11, 2023Updated 3 years ago
- This is a Project to Integrate and Automate the functions of three tools named gem5, McPAT and HotSpot.☆12Jul 1, 2019Updated 7 years ago
- Hardware accelerator for convolutional neural networks☆80Aug 9, 2022Updated 4 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Opportunistic Protocol Simulator☆15Oct 17, 2023Updated 3 years ago
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆14Jun 9, 2021Updated 5 years ago
- Example of a full DC synthesis script for a simple design☆14Feb 25, 2019Updated 7 years ago
- ☆42Feb 28, 2022Updated 4 years ago
- ☆20Dec 3, 2019Updated 6 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆17Apr 12, 2023Updated 3 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆52Dec 6, 2020Updated 5 years ago
- TCL Script automating the frontend of ASIC design☆11Jun 21, 2023Updated 3 years ago
- ☆15Dec 2, 2021Updated 4 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- Some beginner projects using verilog HDL, along with some documentation on basic syntax☆14Jun 13, 2021Updated 5 years ago
- ☆35Mar 1, 2019Updated 7 years ago
- ☆14Dec 10, 2022Updated 3 years ago
- ☆18Dec 13, 2022Updated 3 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆16Sep 28, 2017Updated 9 years ago
- ☆17Mar 9, 2026Updated 7 months ago
- ☆14May 14, 2024Updated 2 years ago
- A pipelined brainfuck softcore in Verilog☆20Aug 5, 2014Updated 12 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- YOLOv3 C++☆17Jan 4, 2020Updated 6 years ago
- A modified version of McPAT for the COSSIM framework. The code is based on McPAT v1.3 and integrates with cgem5.☆18Mar 21, 2022Updated 4 years ago
- ☆12Nov 28, 2024Updated last year
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 8 years ago
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆16Jan 2, 2021Updated 5 years ago
- OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.☆82Oct 3, 2023Updated 3 years ago
- A Y86-64 processor implemented using Verilog☆17Aug 21, 2021Updated 5 years ago