racosa / cnn-accelerator
A Convolutional Neural Network (CNN) hardware accelerator for image recognition
☆9Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for cnn-accelerator
- 2020 xilinx summer school☆17Updated 4 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- DMA controller for CNN accelerator☆12Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆82Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆26Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆9Updated 2 years ago
- CNN Accelerator in Frequency Domain☆10Updated 4 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆17Updated 3 years ago
- ☆3Updated 3 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 3 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- Verilog implementation of Softmax function☆47Updated 2 years ago
- HLS implemented systolic array structure☆40Updated 7 years ago
- FPGA/AES/LeNet/VGG16☆88Updated 6 years ago
- ☆60Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆51Updated 2 years ago
- This repository contains source code for CNN layers of ALexNet using Xilinx HLS Vivado.☆7Updated 2 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆38Updated 4 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆14Updated last year
- ☆22Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆43Updated 6 years ago
- IC implementation of TPU☆86Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆129Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆29Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- ☆23Updated 3 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆28Updated 2 months ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago