本项目是一个基于RISC-V指令集架构的向量处理器(Vector Processing Unit, VPU)设计，旨在实现RISC-V向量扩展(RVV)规范中定义的向量运算功能。涵盖了处理器设计、计算机体系结构和硬件描述语言编程等多个领域的知识。
☆20May 8, 2025Updated last year
Alternatives and similar repositories for VPU
Users that are interested in VPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Deploy llama2.c on the OpenLA500 SoC with custom AI accelerator (FPGA)☆23Jun 16, 2026Updated 2 months ago
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆27Jun 30, 2025Updated last year
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆21Aug 14, 2026Updated 2 weeks ago
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆17Sep 21, 2025Updated 11 months ago
- ☆15Sep 27, 2022Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Agile Hardware Design Course☆16Aug 15, 2026Updated 2 weeks ago
- Radix-4 1024 point fft in verilog☆12Apr 29, 2020Updated 6 years ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆33May 1, 2021Updated 5 years ago
- AI Chip project☆34Jul 14, 2021Updated 5 years ago
- GPU Re-Implementation for PS1 Game Console.☆17May 8, 2021Updated 5 years ago
- 安徽大学(AHU)集成电路学院个人收集资料库☆172Aug 15, 2026Updated 2 weeks ago
- ☆28Mar 19, 2026Updated 5 months ago
- verilog实现systolic array及配套IO☆15Dec 2, 2024Updated last year
- 🎓 Instructional RISC-V processor design framework: single-cycle to 5-stage pipeline with FPGA verification and complete learning guideli…☆94Feb 2, 2026Updated 6 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Simple demonstration of using the RISC-V Vector extension☆51Apr 18, 2024Updated 2 years ago
- Implementation of NM sparsity recipe presented in the paper "Progressive Gradient Flow for Robust N:M Sparsity Training in Transformers".☆11Feb 5, 2024Updated 2 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆26Oct 15, 2023Updated 2 years ago
- An up-to-date & curated list of awesome semi-supervised segmentation papers, methods & resources.☆13Dec 22, 2023Updated 2 years ago
- UnityChip Verification AI-Agent☆219Updated this week
- Hardware accelerator for convolutional neural networks☆77Aug 9, 2022Updated 4 years ago
- Implementation of 5 Stage 32I RISC V Pipeline Processor.☆36Sep 6, 2024Updated last year
- nscscc2018☆27Oct 11, 2018Updated 7 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆39Aug 13, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 本项目基于Xilinx ZYNQ-7020开发板，实现了一个实时音频处理与分类系统，实现对人声、纯音乐的实时分类识别，同时可以对音频波形进行识别分类，目前可以识别正弦波、锯齿波、矩形波，并给出它们的基频频率，分辨率为11Hz。系统以48kHz的采样率捕获音频信号，在FPGA…☆16Feb 5, 2026Updated 6 months ago
- Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)☆38Jul 7, 2021Updated 5 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- ☆55Jan 14, 2021Updated 5 years ago
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Apr 18, 2026Updated 4 months ago
- 适用于MSPM0G3507的I2C OLED屏驱动☆37Jun 26, 2024Updated 2 years ago
- powerpc processor prototype and an example of semiconductor startup biz plan☆14Feb 2, 2019Updated 7 years ago
- A toy x86 disassembler and x86 style toy chip☆15Dec 30, 2011Updated 14 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆120May 11, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This is a verilog implementation of 4x4 systolic array multiplier☆87Nov 2, 2020Updated 5 years ago
- C语言 矩阵的逆、矩阵乘法、矩阵行列式、矩阵转置/matrix inverse, matrix multiplication, matrix determination, matrix transpose☆10Dec 14, 2020Updated 5 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆11Dec 29, 2021Updated 4 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 12 years ago
- Implementation of a RISC-V CPU in Verilog.☆18Jun 27, 2026Updated 2 months ago
- biRISC-V - 32-bit dual issue RISC-V CPU Software Environment☆17Jun 24, 2021Updated 5 years ago
- CUDA C simple application for Nvidia's GPU☆11Jun 7, 2022Updated 4 years ago