本项目是一个基于RISC-V指令集架构的向量处理器(Vector Processing Unit, VPU)设计，旨在实现RISC-V向量扩展(RVV)规范中定义的向量运算功能。涵盖了处理器设计、计算机体系结构和硬件描述语言编程等多个领域的知识。
☆21May 8, 2025Updated last year
Alternatives and similar repositories for VPU
Users that are interested in VPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Deploy llama2.c on the OpenLA500 SoC with custom AI accelerator (FPGA)☆24Jun 16, 2026Updated 4 months ago
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆29Jun 30, 2025Updated last year
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆21Aug 14, 2026Updated 2 months ago
- Python-first hardware construction toolkit with MLIR compilation, C++ simulation, and Verilog generation.☆41Updated this week
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆19Sep 21, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆15Sep 27, 2022Updated 4 years ago
- 集成电路 / 微电子专业自学指南。17 个科研方向全景导览（课题组 · 知识路径 · 毕业去向），7大知识板块 200+ 门课程资源，帮助同学们构建连续的知识体系。希望对同学们的学习有所帮助❤️，如果喜欢请给个star🌟☆330Updated this week
- ☆13Oct 23, 2022Updated 4 years ago
- Open-source, license-free MCP server for RTL waveform debug: reads FST waveforms (VCD/FSDB auto-convert) plus a SystemVerilog netlist, wi…☆256Oct 23, 2026Updated last week
- Radix-4 1024 point fft in verilog☆12Apr 29, 2020Updated 6 years ago
- This is for uvm_tb_gen☆61Feb 13, 2025Updated last year
- 256-bit vector processor based on the RISC-V vector (V) extension☆33May 1, 2021Updated 5 years ago
- GPU Re-Implementation for PS1 Game Console.☆17May 8, 2021Updated 5 years ago
- AI Chip project☆35Jul 14, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆13Dec 18, 2025Updated 10 months ago
- 左下角便签：随手记点子/感想/TODO，实时保存到归档目录，清单+悬浮归档☆47Sep 29, 2026Updated last month
- Grande RISCO 5 is a RISC-V RV32IMBC_Zicsr processor with a 5-stage pipeline, developed in just a few days off.☆11Jan 7, 2026Updated 9 months ago
- 安徽大学(AHU)集成电路学院个人收集资料库☆197Updated this week
- A Python implementation of the demosaicing dataset generation algorithm proposed by Khashabi et al. (July 2013). https://ieeexplore.ieee.…☆10Oct 3, 2023Updated 3 years ago
- Agile Hardware Design Course☆34Updated this week
- a image demosaicking neural network based on UNet++☆11Mar 24, 2021Updated 5 years ago
- This is a simple user interface for YOLOv8, a popular object detection system. The program allows the user to select a video or image fil…☆11Apr 4, 2023Updated 3 years ago
- This is the official implementation of SAGAN from BMVC21☆10Jul 5, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- verilog实现systolic array及配套IO☆15Dec 2, 2024Updated last year
- The open-source agentic RTL IDE☆22Updated this week
- A simple version of demosaicing algorithms for Bayers filtered images☆14Jul 2, 2017Updated 9 years ago
- ☆33Mar 19, 2026Updated 7 months ago
- Simple demonstration of using the RISC-V Vector extension☆51Apr 18, 2024Updated 2 years ago
- The animation of Convolutional☆10Oct 25, 2022Updated 4 years ago
- Local PPTX full-text search, preview and auto version-control desktop app☆32Oct 15, 2026Updated 2 weeks ago
- 北京大学数字集成电路设计课程作业—FPGA设计【Assignment of digital integrated circuit design course of Peking University】☆50Jan 1, 2022Updated 4 years ago
- MetaISP – Exploiting Global Scene Structure for Accurate Multi-Device Color Rendition☆13Dec 28, 2023Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2、ZCU102 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆103May 14, 2026Updated 5 months ago
- 这里是安徽大学飞跃手册的 GitHub 主页，访问手册的 Github Pages 请点击 www.ahu.wiki☆56Aug 7, 2026Updated 2 months ago
- xverif is a local toolkit for chip-verification debug agents. It contains deterministic tools for design and waveform debug, coverage, bi…☆113Oct 21, 2026Updated last week
- 🎓 Instructional RISC-V processor design framework: single-cycle to 5-stage pipeline with FPGA verification and complete learning guideli…☆113Feb 2, 2026Updated 8 months ago
- Open-source, evidence-driven MCP server for RTL simulation debugging: correlate VCS/Xcelium logs, VCD/FSDB waveforms, SystemVerilog/UVM s…☆123Oct 13, 2026Updated 2 weeks ago
- 乱序摸鱼：面向 LinxISA NPU 大型系统开发的多 Agent harness 原型☆22Jul 16, 2026Updated 3 months ago
- Simple Object Detection Application☆20Sep 17, 2023Updated 3 years ago