Reconfigurable Binary Engine
☆17Mar 23, 2021Updated 4 years ago
Alternatives and similar repositories for rbe
Users that are interested in rbe are comparing it to the libraries listed below
Sorting:
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆22Mar 25, 2025Updated 11 months ago
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Feb 10, 2026Updated 2 weeks ago
- ☆17Dec 21, 2020Updated 5 years ago
- ☆35Mar 8, 2023Updated 2 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- Neural Engine, 16 input channels☆16Oct 31, 2022Updated 3 years ago
- ☆90Oct 18, 2023Updated 2 years ago
- An open-source hybrid Mesh–Crossbar NoC for scalable, low-latency shared-L1-memory clusters with thousands of cores.☆34Feb 12, 2026Updated 2 weeks ago
- A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.☆15Jan 14, 2022Updated 4 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- A Barrel design of RV32I☆22Jul 30, 2023Updated 2 years ago
- Some materials and sample source for RV32 OS projects.☆22May 31, 2022Updated 3 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆94Jan 5, 2025Updated last year
- This repo is for Edge Vision SoC framework, which facilitates quick porting of users' design for Edge AI and Vision solutions.☆26Feb 13, 2026Updated 2 weeks ago
- Binary Neural Network on IceStick FPGA.☆54Jul 11, 2018Updated 7 years ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆93Aug 4, 2025Updated 6 months ago
- RISC-V Core Local Interrupt Controller (CLINT)☆30Feb 14, 2026Updated 2 weeks ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Jul 14, 2021Updated 4 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆30Jan 29, 2026Updated last month
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- Contains commonly used UVM components (agents, environments and tests).☆32Aug 17, 2018Updated 7 years ago
- ☆38Oct 21, 2025Updated 4 months ago
- System on Chip verified with UVM/OSVVM/FV☆32Jan 27, 2026Updated last month
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- Vstream - Video Analytics pipeline with Hardware based accelerations (dev - stage)☆10Feb 2, 2024Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- Position-based Scaled Gradient for Model Quantization and Pruning Code (NeurIPS 2020)☆26Nov 12, 2020Updated 5 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆32Dec 24, 2025Updated 2 months ago
- HLS for Networks-on-Chip☆39Feb 18, 2021Updated 5 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Jan 27, 2026Updated last month
- Implementation of the model from "Faster sorting algorithms discovered using deep reinforcement learning" that discovered an all-new ult…☆11Aug 29, 2023Updated 2 years ago
- Integrated Circuit Design - IC Design Flow and Project-Based Learning☆34Updated this week
- FHEM-Modules for the SMA Energy Meter and SMA Inverters☆10Oct 28, 2021Updated 4 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37May 4, 2024Updated last year
- A simple superscalar out-of-order RISC-V microprocessor☆239Feb 24, 2025Updated last year
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago