My solution to the problem set on HDLBits.
☆26Aug 6, 2020Updated 5 years ago
Alternatives and similar repositories for HDLBits_Solution
Users that are interested in HDLBits_Solution are comparing it to the libraries listed below
Sorting:
- Implementing a five-stage pipeline RSIC-V architecture (RV32I Core instruction set) using Verilog HDL. All the functional modules require…☆35Aug 12, 2020Updated 5 years ago
- A simple 8086-CPU simulator using Verilog and Quartus II☆10Jul 9, 2018Updated 7 years ago
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆370Jul 16, 2023Updated 2 years ago
- Micropython driver for ssd1680 e-ink display☆10May 29, 2023Updated 2 years ago
- Accelerate multihead attention transformer model using HLS for FPGA☆11Dec 7, 2023Updated 2 years ago
- FPGA raycaster engine written in verilog☆12Apr 19, 2019Updated 6 years ago
- The purpose of the repo is to support CORE-V Wally architectural verification☆17Nov 11, 2025Updated 3 months ago
- A Beginner’s Guide to Assembly ARM language☆27Jun 18, 2024Updated last year
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Feb 12, 2026Updated 3 weeks ago
- Vivado HLS study notes, courses, documents.☆12Dec 7, 2019Updated 6 years ago
- Radix-4 1024 point fft in verilog☆13Apr 29, 2020Updated 5 years ago
- Get upcoming schedules from Trakt. Integrate it with your Calendar of choice!☆11Feb 14, 2026Updated 3 weeks ago
- 在论文搜索结果页面显示会议/期刊等级的 Safari 扩展。目前支持在 Springer、 DBLP、IEEExplore 和 ACM DL 上显示 CCF 等级☆11Aug 15, 2025Updated 6 months ago
- Simulator for the MIC-1 CPU described in Andrew S. Tanenbaum’s textbook Structured Computer Organization☆13Jun 21, 2022Updated 3 years ago
- 哈尔滨工业大学（深圳）2021年球季学期深度学习体系结构实验☆17Oct 1, 2022Updated 3 years ago
- Repository for system verilog labs from cadence☆15Feb 9, 2020Updated 6 years ago
- Branch Predictor Optimization for BlackParrot☆15Mar 24, 2024Updated last year
- ARMv7 Single-Cycle processor implementation in Logisim☆13Sep 20, 2022Updated 3 years ago
- ☆17Jun 13, 2022Updated 3 years ago
- A Python based 8085 assembler.☆13Feb 18, 2025Updated last year
- RFIC design course developed at Johannes Kepler University, Department for Integrated Circuits☆31Mar 2, 2026Updated last week
- A Daemon for Real-Time Detection of Cache Side-Channel Attacks☆14Oct 8, 2023Updated 2 years ago
- Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System…☆12Oct 8, 2017Updated 8 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Apr 11, 2023Updated 2 years ago
- Final Project for Digital Systems Design Course, Fall 2020☆17Jul 20, 2022Updated 3 years ago
- A SoC for DOOM☆20Apr 11, 2021Updated 4 years ago
- ucas hpc course code☆15May 24, 2023Updated 2 years ago
- RISC-V SingleCycle/Pipeline CPU (lab of ZJU Computer System Series)☆14Jul 6, 2023Updated 2 years ago
- Solutions to ASMBits ARMv7 problem set.☆14Dec 13, 2017Updated 8 years ago
- HLS & hls4ml Tutorial☆15Aug 5, 2020Updated 5 years ago
- Verilog implementation of a ultrasonic radar☆20Jan 7, 2018Updated 8 years ago
- Lab material for the three week course on builiding a RISC-V microprocessor☆20Jan 14, 2026Updated last month
- ☆15Apr 20, 2022Updated 3 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆80Dec 14, 2023Updated 2 years ago
- ☆16Aug 11, 2025Updated 6 months ago
- Tutorial: Writing a "bare metal" ARM64 (AARCH64) Hypervisor for Raspberry Pi 4.☆18May 8, 2022Updated 3 years ago
- A record of coursework in AI Computing Systems, mainly focusing on high performance computing development for MLU.☆14Jul 14, 2022Updated 3 years ago
- "Designing Video Game Hardware in Verilog" in iCE40HX8K Breakout Board.☆17Dec 31, 2019Updated 6 years ago
- PYNQ-Based MNIST with Tensorflow Lite☆21Feb 21, 2025Updated last year