y-C-x / HDLBits_SolutionLinks
My solution to the problem set on HDLBits.
☆25Updated 5 years ago
Alternatives and similar repositories for HDLBits_Solution
Users that are interested in HDLBits_Solution are comparing it to the libraries listed below
Sorting:
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆156Updated last year
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆358Updated 2 years ago
- Some useful documents of Synopsys☆78Updated 3 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆132Updated 5 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆51Updated last year
- IC implementation of Systolic Array for TPU☆264Updated 9 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- 2D Systolic Array Multiplier☆18Updated last year
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆54Updated 11 months ago
- Convolutional Neural Network RTL-level Design☆66Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆166Updated last month
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆34Updated last year
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆42Updated 2 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆88Updated 6 years ago
- Implementation of CNN using Verilog☆223Updated 7 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆362Updated last year
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆140Updated last year
- lowRISC Style Guides☆447Updated last month
- CPU Design Based on RISCV ISA☆118Updated last year
- Collect some IC textbooks for learning.☆151Updated 3 years ago
- SystemVerilog Tutorial☆160Updated 3 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆499Updated 3 years ago
- ☆19Updated 4 months ago
- AXI DMA 32 / 64 bits☆116Updated 11 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆214Updated 2 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆19Updated last year
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆297Updated 7 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆206Updated 2 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…