My solution to the problem set on HDLBits.
☆27Aug 6, 2020Updated 5 years ago
Alternatives and similar repositories for HDLBits_Solution
Users that are interested in HDLBits_Solution are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆373Jul 16, 2023Updated 2 years ago
- Implementing a five-stage pipeline RSIC-V architecture (RV32I Core instruction set) using Verilog HDL. All the functional modules require…☆36Aug 12, 2020Updated 5 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Apr 11, 2023Updated 3 years ago
- Radix-4 1024 point fft in verilog☆12Apr 29, 2020Updated 6 years ago
- RISC-V SingleCycle/Pipeline CPU (lab of ZJU Computer System Series)☆16Jul 6, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Skeletal repository for GNU Radio WBFM implementation on Pynq board☆13Jun 15, 2017Updated 8 years ago
- Repository for system verilog labs from cadence☆15Feb 9, 2020Updated 6 years ago
- ☆19Jan 5, 2020Updated 6 years ago
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 5 years ago
- Fast, compact floating point math for ARM Cortex-M0+ MCUs.☆12Apr 16, 2025Updated last year
- ☆16Mar 16, 2026Updated 2 months ago
- 我2022年春夏学期修读离散数学及其应用时用语雀做的笔记，现在导出放在GitHub上给大家看，希望能帮学弟学妹们省点做笔记的时间。☆12Mar 5, 2023Updated 3 years ago
- FPGA raycaster engine written in verilog☆13Apr 19, 2019Updated 7 years ago
- ☆24Dec 8, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Feb 12, 2026Updated 3 months ago
- ☆29Dec 24, 2023Updated 2 years ago
- ☆19Dec 18, 2024Updated last year
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28May 11, 2022Updated 4 years ago
- Projects and Labs for the Parallel Programming for FPGAs book☆22Dec 3, 2025Updated 5 months ago
- Trying to get a new skill☆38Dec 31, 2024Updated last year
- ☆17Apr 2, 2022Updated 4 years ago
- ARM11 group project; Atanas G., Norbert P., Daniel Z., Levente K.: MARIO KART☆13Mar 9, 2019Updated 7 years ago
- 《CPU自制入门》源码☆19Aug 6, 2017Updated 8 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A Daemon for Real-Time Detection of Cache Side-Channel Attacks☆14Oct 8, 2023Updated 2 years ago
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆42Jun 6, 2024Updated last year
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated 3 months ago
- 哈尔滨工业大学（深圳）2021年球季学期深度学习体系结构实验☆17Oct 1, 2022Updated 3 years ago
- Branch Predictor Optimization for BlackParrot☆15Mar 24, 2024Updated 2 years ago
- Get upcoming schedules from Trakt. Integrate it with your Calendar of choice!☆11Feb 14, 2026Updated 3 months ago
- Simulator for the MIC-1 CPU described in Andrew S. Tanenbaum’s textbook Structured Computer Organization☆14Jun 21, 2022Updated 3 years ago
- 网站配色自定义☆44Dec 1, 2025Updated 5 months ago
- 在论文搜索结果页面显示会议/期刊等级的 Safari 扩展。目前支持在 Springer、 DBLP、IEEExplore 和 ACM DL 上显示 CCF 等级☆13Aug 15, 2025Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆38Jul 11, 2022Updated 3 years ago
- Final Project for Digital Systems Design Course, Fall 2020☆17Jul 20, 2022Updated 3 years ago
- Time to Digital Converter (TDC)☆36Dec 27, 2020Updated 5 years ago
- Minimalistic RV32I RISC-V Processor in System Verilog☆29Sep 19, 2023Updated 2 years ago
- A Beginner’s Guide to Assembly ARM language☆35Jun 18, 2024Updated last year
- Vivado HLS study notes, courses, documents.☆12Dec 7, 2019Updated 6 years ago
- Lab material for the three week course on builiding a RISC-V microprocessor☆20Jan 14, 2026Updated 4 months ago