Alternatives and similar repositories for open-fpga-verilog-tutorial

Users that are interested in open-fpga-verilog-tutorial are comparing it to the libraries listed below

• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,347Updated last year
• FPGAwars / apio
  Open source ecosystem for open FPGA boards
  ☆903Updated this week
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆530Updated 2 years ago
• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆1,101Updated last month
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆673Updated 3 months ago
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,536Updated last week
• Digilent / digilent-xdc
  A collection of Master XDC files for Digilent FPGA and Zynq boards.
  ☆626Updated 11 months ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,661Updated 2 weeks ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆597Updated 7 years ago
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆728Updated 9 months ago
• Digilent / vivado-boards
  ☆468Updated 3 months ago
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,210Updated this week
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,456Updated last week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,468Updated 2 months ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,352Updated 3 weeks ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆842Updated 4 years ago
• m-labs / migen
  A Python toolbox for building complex digital hardware
  ☆1,310Updated last month
• VLSI-EDA / PoC
  The PoC Library has been forked to github.com/VHDL/PoC. See new address below
  ☆595Updated 3 months ago
• nandland / nandland
  All code found on nandland is here. underconstruction.gif
  ☆349Updated 3 years ago
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆793Updated 2 months ago
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆803Updated this week
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆410Updated last month
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆667Updated last month
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆654Updated 8 months ago
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆830Updated 4 months ago
• drom / awesome-hdl
  Hardware Description Languages
  ☆1,071Updated 3 months ago
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,864Updated 2 weeks ago
• alexforencich / verilog-uart
  Verilog UART
  ☆508Updated 8 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,133Updated 5 months ago
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆449Updated last year