Alternatives and similar repositories for open-fpga-verilog-tutorial

Users that are interested in open-fpga-verilog-tutorial are comparing it to the libraries listed below

• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆1,063Updated 2 months ago
• FPGAwars / apio
  Open source ecosystem for open FPGA boards
  ☆849Updated this week
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,293Updated last year
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,409Updated 3 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆798Updated 3 years ago
• Digilent / digilent-xdc
  A collection of Master XDC files for Digilent FPGA and Zynq boards.
  ☆590Updated 6 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆487Updated 3 months ago
• Digilent / vivado-boards
  ☆438Updated 4 months ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,589Updated 2 weeks ago
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,444Updated this week
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆612Updated 3 months ago
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆432Updated 8 months ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆667Updated 6 months ago
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆274Updated 9 months ago
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,344Updated this week
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆578Updated 7 years ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,024Updated 3 years ago
• Digilent / vivado-library
  ☆616Updated 11 months ago
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆915Updated 6 months ago
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,059Updated this week
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆806Updated 3 months ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,293Updated this week
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆782Updated 3 weeks ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆461Updated 3 years ago
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆641Updated 4 months ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆1,986Updated this week
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆399Updated 3 weeks ago
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆490Updated 2 years ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆630Updated 2 weeks ago
• os-fpga / open-source-fpga-resource
  A list of resources related to the open-source FPGA projects
  ☆409Updated 2 years ago