Alternatives and similar repositories for open-fpga-verilog-tutorial:

Users that are interested in open-fpga-verilog-tutorial are comparing it to the libraries listed below

• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆1,033Updated 2 weeks ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,248Updated 9 months ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,486Updated 3 weeks ago
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,384Updated this week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,240Updated this week
• FPGAwars / apio
  Open source ecosystem for open FPGA boards
  ☆819Updated this week
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆562Updated 6 years ago
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆955Updated this week
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆640Updated 3 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆445Updated last year
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆743Updated 3 years ago
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,267Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,665Updated last week
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆414Updated 5 months ago
• nandland / nandland
  All code found on nandland is here. underconstruction.gif
  ☆325Updated 2 years ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,359Updated 2 weeks ago
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆625Updated 3 weeks ago
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,288Updated 7 months ago
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆758Updated 2 weeks ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆575Updated 7 months ago
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆614Updated 7 months ago
• Digilent / vivado-boards
  ☆417Updated last month
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆419Updated 2 years ago
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆568Updated 4 years ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,010Updated last week
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,207Updated this week
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆943Updated 3 years ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,471Updated this week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆1,888Updated this week
• FPGAwars / icestudio
  Visual editor for open FPGA boards
  ☆1,750Updated this week