Alternatives and similar repositories for open-fpga-verilog-tutorial:

Users that are interested in open-fpga-verilog-tutorial are comparing it to the libraries listed below

• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆1,045Updated last month
• FPGAwars / apio
  Open source ecosystem for open FPGA boards
  ☆830Updated this week
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆633Updated 2 months ago
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,409Updated this week
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,263Updated 10 months ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆647Updated 4 months ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆564Updated 7 years ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,256Updated last week
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆760Updated 3 years ago
• tinyfpga / TinyFPGA-BX
  ☆277Updated last year
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,288Updated this week
• alexforencich / verilog-uart
  Verilog UART
  ☆465Updated last month
• m-labs / migen
  A Python toolbox for building complex digital hardware
  ☆1,261Updated last month
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆593Updated last month
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆401Updated 2 months ago
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆791Updated this week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆529Updated last month
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆421Updated 6 months ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆972Updated 3 years ago
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆997Updated this week
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆766Updated this week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,514Updated last week
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆269Updated 7 months ago
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆575Updated 4 years ago
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆620Updated 2 weeks ago
• wuxx / icesugar
  iCESugar FPGA Board (base on iCE40UP5k)
  ☆381Updated 4 months ago
• nandland / nandland
  All code found on nandland is here. underconstruction.gif
  ☆326Updated 2 years ago
• Digilent / vivado-boards
  ☆425Updated 2 months ago
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆552Updated this week
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆792Updated last month