Obijuan / open-fpga-verilog-tutorialLinks
Learn how to design digital systems and synthesize them into an FPGA using only opensource tools
☆824Updated 5 years ago
Alternatives and similar repositories for open-fpga-verilog-tutorial
Users that are interested in open-fpga-verilog-tutorial are comparing it to the libraries listed below
Sorting:
- Open source ecosystem for open FPGA boards☆886Updated this week
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆724Updated 7 months ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆593Updated 7 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,092Updated 3 months ago
- Verilog library for ASIC and FPGA designers☆1,339Updated last year
- Various HDL (Verilog) IP Cores☆829Updated 4 years ago
- Universal utility for programming FPGA☆1,405Updated last week
- SERV - The SErial RISC-V CPU☆1,639Updated 3 months ago
- Verilog UART☆505Updated 6 months ago
- ☆462Updated 2 months ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆517Updated 2 years ago
- nextpnr portable FPGA place and route tool☆1,506Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,336Updated this week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated last month
- A small, light weight, RISC CPU soft core☆1,459Updated last month
- A collection of Master XDC files for Digilent FPGA and Zynq boards.☆611Updated 10 months ago
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆588Updated last month
- Multi-platform nightly builds of open source digital design and verification tools☆1,157Updated this week
- Verilog I2C interface for FPGA implementation☆641Updated 6 months ago
- Hardware Description Languages☆1,064Updated 2 months ago
- Open Logic FPGA Standard Library☆743Updated this week
- ☆631Updated last month
- Documenting the Xilinx 7-series bit-stream format.☆828Updated 3 months ago
- 32-bit Superscalar RISC-V CPU☆1,091Updated 3 years ago
- An Open-source FPGA IP Generator☆993Updated this week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆446Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,117Updated 3 months ago
- All code found on nandland is here. underconstruction.gif☆345Updated 3 years ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆789Updated last month
- Bus bridges and other odds and ends☆587Updated 5 months ago