Alternatives and similar repositories for open-fpga-verilog-tutorial:

Users that are interested in open-fpga-verilog-tutorial are comparing it to the libraries listed below

• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆1,055Updated last month
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆640Updated 3 months ago
• FPGAwars / apio
  Open source ecosystem for open FPGA boards
  ☆843Updated this week
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆573Updated 7 years ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,279Updated last year
• m-labs / migen
  A Python toolbox for building complex digital hardware
  ☆1,271Updated this week
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆781Updated 3 years ago
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆427Updated 7 months ago
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆771Updated this week
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆768Updated this week
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆651Updated 5 months ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆905Updated this week
• Digilent / vivado-boards
  ☆432Updated 4 months ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,576Updated this week
• Digilent / digilent-xdc
  A collection of Master XDC files for Digilent FPGA and Zynq boards.
  ☆580Updated 5 months ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,395Updated 3 months ago
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆579Updated 4 years ago
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,319Updated this week
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,283Updated last year
• alexforencich / verilog-uart
  Verilog UART
  ☆480Updated 2 months ago
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,428Updated this week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆1,967Updated this week
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆797Updated this week
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆606Updated 2 months ago
• PyHDI / Pyverilog
  Python-based Hardware Design Processing Toolkit for Verilog HDL
  ☆707Updated 10 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,267Updated this week
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆635Updated last month
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆612Updated last month
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆474Updated 2 years ago
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆913Updated 5 months ago