Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).
☆93Sep 20, 2023Updated 2 years ago
Alternatives and similar repositories for Solutions-to-HDLbits-Verilog-sets
Users that are interested in Solutions-to-HDLbits-Verilog-sets are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An ESP32-based walkie-talkie for communicating on bicycle/motorcycle rides☆12May 31, 2022Updated 3 years ago
- HDLBits website practices & solutions☆789Dec 27, 2023Updated 2 years ago
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆25Jun 25, 2018Updated 7 years ago
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆372Jul 16, 2023Updated 2 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11May 29, 2021Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Misc documentation and specifications☆14Feb 26, 2022Updated 4 years ago
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆16Mar 25, 2025Updated last year
- ☆33Jan 6, 2026Updated 4 months ago
- Main repo of the OOP class☆11Oct 16, 2017Updated 8 years ago
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- Code and models of the paper "FPGA accelerator for Gradient Boosting Decision Trees".☆15Mar 24, 2026Updated last month
- 在FPGA上实现SRIO收发控制器☆11Sep 30, 2022Updated 3 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆18Oct 19, 2024Updated last year
- from https://gitee.com/wtzhu13/ISPAlgorithmStudy☆40Jul 10, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This repository implements a scaled-down LLaMA 2-like model on an ARM Cortex-M3 soft core, with a custom systolic array RTL module for ef…☆13Jun 25, 2025Updated 10 months ago
- TLMu - Transaction Level eMulator☆36Nov 27, 2014Updated 11 years ago
- RTL Verilog library for various DSP modules☆97Feb 17, 2022Updated 4 years ago
- [WIP] Xv6, a simple Unix-like teaching operating system, re-implemented for ARMv8 (AArch64), written in C☆17Apr 25, 2021Updated 5 years ago
- This project is made to generate Polar decoders (unrolled decoders).☆15May 31, 2025Updated 11 months ago
- RTL modbus rtu slave for FPGA☆14Apr 29, 2022Updated 4 years ago
- Must-have verilog systemverilog modules☆1,958Mar 12, 2026Updated 2 months ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- This is a collection of MATLAB scripts to generate numerical results for the paper "Channel Estimation and Data Detection Analysis of Mas…☆14Oct 13, 2021Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- C++ implementation for Fiduccia-Mattheyses Heuristic☆11Jan 9, 2023Updated 3 years ago
- 交通大學iclab 2023 fall☆47Oct 18, 2024Updated last year
- Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, s…☆20May 4, 2026Updated 2 weeks ago
- This source code (in Python) is a preliminary implementation of my quadratic-time positive integer matrix multiplication.☆10Nov 23, 2022Updated 3 years ago
- ☆10Nov 30, 2022Updated 3 years ago
- Real-time Audio Processing through FIR filters on Basys-3 FPGA and Pmod I2S2☆16Feb 1, 2023Updated 3 years ago
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆26Jun 9, 2025Updated 11 months ago
- MIMO信号检测中的v-blast算法☆12May 20, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- TopCoder ploblems which I've solved.☆24Dec 1, 2011Updated 14 years ago
- Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.☆24Sep 21, 2021Updated 4 years ago
- Code repository for Coppelia tool☆24Nov 12, 2020Updated 5 years ago
- Implemented The UART with FIFO☆15Jul 4, 2019Updated 6 years ago
- An ASCII Header Generator for Network Protocols☆14Dec 12, 2024Updated last year
- FPGA development platform for high-performance RF and digital design☆32Dec 3, 2015Updated 10 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago