Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).
☆93Sep 20, 2023Updated 3 years ago
Alternatives and similar repositories for Solutions-to-HDLbits-Verilog-sets
Users that are interested in Solutions-to-HDLbits-Verilog-sets are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆11Feb 26, 2025Updated last year
- HDLBits website practices & solutions☆820Dec 27, 2023Updated 2 years ago
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆26Jun 25, 2018Updated 8 years ago
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆17Aug 30, 2026Updated 2 months ago
- Code and models of the paper "FPGA accelerator for Gradient Boosting Decision Trees".☆15Mar 24, 2026Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SynthPilot官方教程文档☆36Apr 8, 2026Updated 7 months ago
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆31Jun 9, 2025Updated last year
- ☆31Jan 30, 2025Updated last year
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆18Aug 13, 2023Updated 3 years ago
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- NCTU 2021 Spring Integrated Circuit Design Laboratory (ICLAB) Record☆10Dec 18, 2022Updated 3 years ago
- Misc documentation and specifications☆14Feb 26, 2022Updated 4 years ago
- A C++ implementation of paper : SpArch: Efficient Architecture for Sparse Matrix Multiplication☆10Aug 22, 2022Updated 4 years ago
- Verification of Ethernet Switch System Verilog☆12Oct 21, 2016Updated 10 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆42Jun 13, 2026Updated 4 months ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆48Dec 24, 2018Updated 7 years ago
- practice configure AHB-Lite bus protocol☆20Mar 11, 2019Updated 7 years ago
- To take down the code that I've written in course.☆11Jun 23, 2024Updated 2 years ago
- ☆10May 21, 2021Updated 5 years ago
- [WIP] Xv6, a simple Unix-like teaching operating system, re-implemented for ARMv8 (AArch64), written in C☆16Apr 25, 2021Updated 5 years ago
- This project is made to generate Polar decoders (unrolled decoders).☆15May 31, 2025Updated last year
- Clock Domain Crossing Design（use MCP formulation without feedback）基于MCP不带反馈的跨时钟域设计☆13Jan 3, 2020Updated 6 years ago
- ☆16Sep 29, 2025Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- USB interface for FPGA using a the Cypress FX3☆20Mar 24, 2020Updated 6 years ago
- 在FPGA上实现SRIO收发控制器☆11Sep 30, 2022Updated 4 years ago
- Implemented The UART with FIFO☆16Jul 4, 2019Updated 7 years ago
- TLMu - Transaction Level eMulator☆35Nov 27, 2014Updated 11 years ago
- RTL Verilog library for various DSP modules☆103Feb 17, 2022Updated 4 years ago
- RTL Interview Questions☆12Mar 23, 2019Updated 7 years ago
- Must-have verilog systemverilog modules☆2,033Mar 12, 2026Updated 8 months ago
- RTL modbus rtu slave for FPGA☆14Apr 29, 2022Updated 4 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Basic scripts for Synopsys Design Compiler and Synopsys IC Compiler☆10Mar 31, 2018Updated 8 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 7 years ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- FPGA development platform for high-performance RF and digital design☆31Dec 3, 2015Updated 10 years ago
- [ICCAD'26] Forbench: Symbolic Simulation Helps Make Your Testbench More Formal☆15Updated this week
- A semester project on Randomized Kaczmarz Algorithm☆12Mar 4, 2021Updated 5 years ago
- This is a collection of MATLAB scripts to generate numerical results for the paper "Channel Estimation and Data Detection Analysis of Mas…☆14Oct 13, 2021Updated 5 years ago
Are these results useful?