jerrylioon / Solutions-to-HDLbits-Verilog-setsLinks
Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).
☆94Updated 2 years ago
Alternatives and similar repositories for Solutions-to-HDLbits-Verilog-sets
Users that are interested in Solutions-to-HDLbits-Verilog-sets are comparing it to the libraries listed below
Sorting:
- ☆153Updated 3 weeks ago
- AXI协议规范中文翻译版☆170Updated 3 years ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆121Updated 12 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆113Updated 3 years ago
- 我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆106Updated 4 years ago
- ☆228Updated 4 years ago
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆368Updated 2 years ago
- Collect some IC textbooks for learning.☆179Updated 3 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- ☆83Updated 3 weeks ago
- ☆144Updated 5 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆211Updated 2 years ago
- 《UVM实战》书本源代码和UVM 1.1d源码及Doc☆41Updated 4 years ago
- ARM中通过APB总线连接的UART模块☆69Updated 5 years ago
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（中央处理器）简单结构和Verilog实现。☆156Updated 6 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆67Updated 7 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 4 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆126Updated 3 years ago
- Step by step tutorial for building CortexM0 SoC☆39Updated 3 years ago
- 数字IC设计 学习笔记☆159Updated 3 years ago
- 《FPGA应用开发和仿真》（机械工业出版社2018年第1版 ISBN:9787111582786）的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆132Updated 3 weeks ago
- Implement a bitonic sorting network on FPGA☆47Updated 4 years ago
- AXI总 线连接器☆105Updated 5 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆65Updated last year
- Some useful documents of Synopsys☆93Updated 4 years ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- ☆65Updated 5 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆147Updated last year
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆63Updated 7 years ago