Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).
☆94Sep 20, 2023Updated 2 years ago
Alternatives and similar repositories for Solutions-to-HDLbits-Verilog-sets
Users that are interested in Solutions-to-HDLbits-Verilog-sets are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HDLBits website practices & solutions☆791Dec 27, 2023Updated 2 years ago
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆25Jun 25, 2018Updated 7 years ago
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆373Jul 16, 2023Updated 2 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11May 29, 2021Updated 4 years ago
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆16Mar 25, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆33Jan 6, 2026Updated 3 months ago
- Implementation of 5 Stage 32I RISC V Pipeline Processor.☆25Sep 6, 2024Updated last year
- An introduction to integrated circuit design with Verilog and the Papilio Pro development board.☆15Jan 5, 2025Updated last year
- Decision Trees Inference☆14Apr 25, 2018Updated 8 years ago
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- Code and models of the paper "FPGA accelerator for Gradient Boosting Decision Trees".☆15Mar 24, 2026Updated last month
- 在FPGA上实现SRIO收发控制器☆11Sep 30, 2022Updated 3 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆46Dec 24, 2018Updated 7 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆16Aug 13, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RTL Verilog library for various DSP modules☆96Feb 17, 2022Updated 4 years ago
- TLMu - Transaction Level eMulator☆36Nov 27, 2014Updated 11 years ago
- [WIP] Xv6, a simple Unix-like teaching operating system, re-implemented for ARMv8 (AArch64), written in C☆17Apr 25, 2021Updated 5 years ago
- This project is made to generate Polar decoders (unrolled decoders).☆15May 31, 2025Updated 11 months ago
- ☆16Sep 29, 2025Updated 7 months ago
- ☆11Mar 15, 2022Updated 4 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- This is a collection of MATLAB scripts to generate numerical results for the paper "Channel Estimation and Data Detection Analysis of Mas…☆14Oct 13, 2021Updated 4 years ago
- Verification of Ethernet Switch System Verilog☆12Oct 21, 2016Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 交通大學iclab 2023 fall☆47Oct 18, 2024Updated last year
- Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, s…☆19Apr 29, 2025Updated last year
- ☆10Nov 30, 2022Updated 3 years ago
- This repository contains the design files of RISC-V Pipeline Core☆71May 11, 2023Updated 2 years ago
- 基于深度学习的MIMI信号检测网络☆14Mar 30, 2019Updated 7 years ago
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆26Jun 9, 2025Updated 10 months ago
- Some study notes in learning process.☆35Jun 13, 2022Updated 3 years ago
- Implement the Golomb-Rice and Exponential-Golomb encoder/decoder with C++☆18May 16, 2022Updated 3 years ago
- MIMO信号检测中的v-blast算法☆12May 20, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Code repository for Coppelia tool☆24Nov 12, 2020Updated 5 years ago
- A semester project on Randomized Kaczmarz Algorithm☆12Mar 4, 2021Updated 5 years ago
- MacOS Ventura & Sonoma MDM Bypass☆14Oct 9, 2023Updated 2 years ago
- ☆20Nov 7, 2019Updated 6 years ago
- An ASCII Header Generator for Network Protocols☆14Dec 12, 2024Updated last year
- FPGA development platform for high-performance RF and digital design☆32Dec 3, 2015Updated 10 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago