jerrylioon / Solutions-to-HDLbits-Verilog-setsLinks
Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).
☆91Updated last year
Alternatives and similar repositories for Solutions-to-HDLbits-Verilog-sets
Users that are interested in Solutions-to-HDLbits-Verilog-sets are comparing it to the libraries listed below
Sorting:
- ☆148Updated last week
- ☆222Updated 4 years ago
- AXI协议规范中文翻译版☆160Updated 3 years ago
- PYNQ学习资料☆164Updated 5 years ago
- ☆56Updated this week
- Collect some IC textbooks for learning.☆155Updated 3 years ago
- ☆143Updated 4 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆237Updated 4 years ago
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（中央处理器）简单结构和Verilog实现。☆150Updated 6 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆108Updated 2 years ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆119Updated 12 years ago
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆361Updated 2 years ago
- 我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆94Updated 3 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago
- ☆65Updated 5 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 3 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆202Updated 2 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆139Updated last year
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago
- Cortex M0 based SoC☆74Updated 3 years ago
- 《UVM实战》书本源代码和UVM 1.1d源码及Doc☆41Updated 4 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算（ADD/ADDi/ADDs/MULT/MULTi/DOT等）、图像处理运算（CONV/POOL等）、非线性映射（RELU/TANH/SIGM等）。☆256Updated 7 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆161Updated last year
- 数字IC设计 学习笔记☆153Updated 3 years ago
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- 在vscode上的数字设计开发插件☆386Updated 2 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆238Updated 6 years ago
- ☆139Updated 10 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year