jerrylioon / Solutions-to-HDLbits-Verilog-setsLinks
Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page). 
☆93Updated 2 years ago
Alternatives and similar repositories for Solutions-to-HDLbits-Verilog-sets
Users that are interested in Solutions-to-HDLbits-Verilog-sets are comparing it to the libraries listed below
Sorting:
- ☆149Updated this week
- AXI协议规范中文翻译版☆165Updated 3 years ago
- ☆65Updated 5 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆112Updated 3 years ago
- ☆223Updated 4 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆120Updated 12 years ago
- ☆74Updated last month
- ☆144Updated 5 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆239Updated 4 years ago
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆365Updated 2 years ago
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(中央处理器)简单结构和Verilog实现。☆152Updated 6 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 3 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆141Updated last year
- Collect some IC textbooks for learning.☆168Updated 3 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆208Updated 2 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆66Updated 6 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆267Updated 7 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆165Updated last year
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆125Updated 3 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- 在vscode上的数字设计开发插件☆388Updated 2 years ago
- 数字IC设计 学习笔记☆157Updated 3 years ago
- AXI总线连接器☆105Updated 5 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆101Updated 3 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- CPU Design Based on RISCV ISA☆122Updated last year
- Some useful documents of Synopsys☆90Updated 3 years ago
- ☆69Updated 9 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago