jerrylioon / Solutions-to-HDLbits-Verilog-sets
Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).
☆82Updated last year
Related projects ⓘ
Alternatives and complementary repositories for Solutions-to-HDLbits-Verilog-sets
- ☆137Updated 2 weeks ago
- AXI协议规范中文翻译版☆132Updated 2 years ago
- Cortex M0 based SoC☆70Updated 3 years ago
- 我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆67Updated 2 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆129Updated 5 months ago
- ☆58Updated 4 years ago
- upgrade to e203 (a risc-v core)☆37Updated 4 years ago
- ☆36Updated 2 years ago
- Collect some IC textbooks for learning.☆104Updated 2 years ago
- 数字IC设计 学习笔记☆119Updated 2 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆189Updated last year
- ☆63Updated 2 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆61Updated 6 years ago
- Some useful documents of Synopsys☆49Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆123Updated last week
- Step by step tutorial for building CortexM0 SoC☆35Updated 2 years ago
- 《UVM实战》书本源代码和UVM 1.1d源码及Doc☆31Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆52Updated 8 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆107Updated 2 years ago
- ☆211Updated 3 years ago
- ARM中通过APB总线连接的UART模块☆59Updated 4 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆235Updated 3 years ago
- AXI总线连接器☆91Updated 4 years ago
- AXI DMA 32 / 64 bits☆100Updated 10 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆171Updated last year
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆31Updated 3 months ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆55Updated 2 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆75Updated 4 years ago
- Implement a bitonic sorting network on FPGA☆39Updated 3 years ago