Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).
☆93Sep 20, 2023Updated 2 years ago
Alternatives and similar repositories for Solutions-to-HDLbits-Verilog-sets
Users that are interested in Solutions-to-HDLbits-Verilog-sets are comparing it to the libraries listed below
Sorting:
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12May 29, 2021Updated 4 years ago
- TLMu - Transaction Level eMulator☆36Nov 27, 2014Updated 11 years ago
- HDLBits website practices & solutions☆780Dec 27, 2023Updated 2 years ago
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆15Mar 25, 2025Updated 11 months ago
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆370Jul 16, 2023Updated 2 years ago
- Implement the Golomb-Rice and Exponential-Golomb encoder/decoder with C++☆18May 16, 2022Updated 3 years ago
- [WIP] Xv6, a simple Unix-like teaching operating system, re-implemented for ARMv8 (AArch64), written in C☆17Apr 25, 2021Updated 4 years ago
- RTL Verilog library for various DSP modules☆95Feb 17, 2022Updated 4 years ago
- Implementation of 5 Stage 32I RISC V Pipeline Processor.☆17Sep 6, 2024Updated last year
- A windows app that can play yuv file and compare two yuv files.☆27May 6, 2017Updated 8 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- Some study notes in learning process.☆35Jun 13, 2022Updated 3 years ago
- ☆35Feb 10, 2025Updated last year
- ☆10Nov 13, 2025Updated 3 months ago
- 在FPGA上实现SRIO收发控制器☆11Sep 30, 2022Updated 3 years ago
- Must-have verilog systemverilog modules☆1,935Feb 19, 2026Updated 2 weeks ago
- ☆11Sep 26, 2023Updated 2 years ago
- A stand-alone Arduino GPS time server☆13Aug 16, 2018Updated 7 years ago
- 东北大学数字逻辑8位模型机课程设计☆12Aug 2, 2020Updated 5 years ago
- A risc-v simulator based on SystrmC☆14Jan 7, 2022Updated 4 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- 基于hanny的友情链接插件做修改，使其在Material Theme中保持原有风格☆11Sep 23, 2017Updated 8 years ago
- 計算機結構 -- Nand2tetris Part I (金門大學 / 資訊工程系 106 上學期 )☆12Dec 21, 2017Updated 8 years ago
- ☆12Mar 28, 2022Updated 3 years ago
- Using Software Designed Radio to transmit & receive FM signal☆48Apr 2, 2018Updated 7 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- Fork from Hyperledger/caliper☆10Dec 3, 2018Updated 7 years ago
- This is a script for converting all Excel based formats to prettified XML format☆10Dec 13, 2017Updated 8 years ago
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆21Jul 24, 2025Updated 7 months ago
- Decodes Compact Disc data from microscope images of a CD's surface☆12Jan 14, 2023Updated 3 years ago
- Simple syntax highlighting for spice☆11Mar 23, 2019Updated 6 years ago
- SystemVerilog Example Files☆11Jan 15, 2013Updated 13 years ago
- ISP tool for HPMicro MCUs☆14Nov 6, 2024Updated last year
- SSLsplit for OpenWRT. Makefile + Sources☆12May 6, 2020Updated 5 years ago
- Standard cell placement (global and detailed) tool based on modified algorithm “simulated annealing”☆12Jan 7, 2026Updated 2 months ago
- 系統程式System Programming SIC組譯器實作範例☆14Jun 11, 2019Updated 6 years ago
- ☆13Aug 20, 2017Updated 8 years ago
- read source code of boltdb & re-implement it in c++☆12Jun 2, 2018Updated 7 years ago
- C++ implementation for Fiduccia-Mattheyses Heuristic☆10Jan 9, 2023Updated 3 years ago