jerrylioon / Solutions-to-HDLbits-Verilog-setsLinks
Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).
☆93Updated 2 years ago
Alternatives and similar repositories for Solutions-to-HDLbits-Verilog-sets
Users that are interested in Solutions-to-HDLbits-Verilog-sets are comparing it to the libraries listed below
Sorting:
- ☆150Updated 3 weeks ago
- ☆227Updated 4 years ago
- AXI协议规范中文翻译版☆165Updated 3 years ago
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆366Updated 2 years ago
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（中央处理器）简单结构和Verilog实现。☆153Updated 6 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆112Updated 3 years ago
- ☆78Updated 2 months ago
- SpinalHDL-tutorial based on Jupyter Notebook☆145Updated last year
- ☆144Updated 5 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆166Updated last year
- Collect some IC textbooks for learning.☆170Updated 3 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆66Updated 7 years ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆120Updated 12 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 3 years ago
- ☆65Updated 5 years ago
- 《UVM实战》书本源代码和UVM 1.1d源码及Doc☆41Updated 4 years ago
- 我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆103Updated 3 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆126Updated 3 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆240Updated 4 years ago
- 《FPGA应用开发和仿真》（机械工业出版社2018年第1版 ISBN:9787111582786）的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆132Updated 2 weeks ago
- 在vscode上的数字设计开发插件☆388Updated 2 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆209Updated 2 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- Some useful documents of Synopsys☆90Updated 4 years ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆246Updated 6 years ago
- CPU Design Based on RISCV ISA☆123Updated last year
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆76Updated 4 years ago
- PYNQ学习资料☆172Updated 5 years ago