jerrylioon / Solutions-to-HDLbits-Verilog-sets
Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).
☆86Updated last year
Alternatives and similar repositories for Solutions-to-HDLbits-Verilog-sets:
Users that are interested in Solutions-to-HDLbits-Verilog-sets are comparing it to the libraries listed below
- ☆142Updated last month
- ☆63Updated 4 years ago
- AXI协议规范中文翻译版☆141Updated 2 years ago
- Cortex M0 based SoC☆71Updated 3 years ago
- 我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆82Updated 3 years ago
- UVM实战随书源码☆49Updated 6 years ago
- Step by step tutorial for building CortexM0 SoC☆36Updated 3 years ago
- AXI DMA 32 / 64 bits☆111Updated 10 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆103Updated 2 years ago
- this repository is vim cfg for verilog.☆45Updated 7 months ago
- AXI总线连接器☆97Updated 5 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆198Updated last year
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆132Updated 9 months ago
- upgrade to e203 (a risc-v core)☆40Updated 4 years ago
- ☆64Updated 2 years ago
- Build an open source, extremely simple DMA.☆21Updated 6 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆114Updated 2 years ago
- CPU Design Based on RISCV ISA☆99Updated 9 months ago
- 3×3脉动阵列乘法器☆44Updated 5 years ago
- Some useful documents of Synopsys☆69Updated 3 years ago
- ☆59Updated 9 years ago
- 数字IC设计 学习笔记☆129Updated 3 years ago
- things about Verilog hardware description language☆16Updated 6 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆60Updated 7 months ago
- ARM中通过APB总线连接的UART模块☆63Updated 5 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆57Updated 3 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆196Updated last year
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 4 years ago
- An AXI4 crossbar implementation in SystemVerilog☆139Updated last month