jerrylioon / Solutions-to-HDLbits-Verilog-setsLinks
Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).
☆91Updated last year
Alternatives and similar repositories for Solutions-to-HDLbits-Verilog-sets
Users that are interested in Solutions-to-HDLbits-Verilog-sets are comparing it to the libraries listed below
Sorting:
- ☆148Updated 3 weeks ago
- ☆222Updated 4 years ago
- AXI协议规范中文翻译版☆159Updated 3 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(中央处理器)简单结构和Verilog实现。☆148Updated 6 years ago
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆358Updated 2 years ago
- ☆52Updated 2 months ago
- ☆65Updated 5 years ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆118Updated 12 years ago
- ☆143Updated 4 years ago
- Collect some IC textbooks for learning.☆151Updated 2 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆160Updated last year
- 《UVM实战》书本源代码和UVM 1.1d源码及Doc☆41Updated 4 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆93Updated 3 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆237Updated 4 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆202Updated last year
- Cortex M0 based SoC☆74Updated 3 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆60Updated 3 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- Some useful documents of Synopsys☆77Updated 3 years ago
- OpenXuantie - OpenE902 Core☆153Updated last year
- 数字IC设计 学习笔记☆151Updated 3 years ago
- 在vscode上的数字设计开发插件☆384Updated 2 years ago
- PYNQ学习资料☆164Updated 5 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映 射(RELU/TANH/SIGM等)。☆254Updated 6 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆138Updated last year
- UVM实战随书源码☆53Updated 6 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆122Updated 2 years ago
- things about Verilog hardware description language☆17Updated 6 years ago