jerrylioon / Solutions-to-HDLbits-Verilog-setsLinks
Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).
☆94Updated 2 years ago
Alternatives and similar repositories for Solutions-to-HDLbits-Verilog-sets
Users that are interested in Solutions-to-HDLbits-Verilog-sets are comparing it to the libraries listed below
Sorting:
- AXI协议规范中文翻译版☆171Updated 3 years ago
- ☆153Updated last month
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆121Updated 13 years ago
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆371Updated 2 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆113Updated 3 years ago
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(中央处理器)简单结构和Verilog实现。☆162Updated 7 years ago
- ☆228Updated 4 years ago
- Collect some IC textbooks for learning.☆182Updated 3 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆107Updated 4 years ago
- 《UVM实战》书本源代码和UVM 1.1d源码及Doc☆41Updated 4 years ago
- ☆65Updated 5 years ago
- ☆83Updated last month
- Cortex M0 based SoC☆76Updated 4 years ago
- ☆144Updated 5 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆126Updated 3 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆213Updated 2 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 4 years ago
- AXI DMA 32 / 64 bits☆124Updated 11 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆170Updated 2 years ago
- ☆74Updated 10 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆67Updated 7 years ago
- 数字IC设计 学习笔记☆159Updated 4 years ago
- ARM中通过APB总线连接的UART模块☆71Updated 5 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- Some useful documents of Synopsys☆94Updated 4 years ago
- ☆64Updated 3 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆150Updated last year
- CPU Design Based on RISCV ISA☆129Updated last year
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆288Updated 7 years ago
- 在vscode上的数字设计开发插件☆394Updated 3 years ago