Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).
☆93Sep 20, 2023Updated 2 years ago
Alternatives and similar repositories for Solutions-to-HDLbits-Verilog-sets
Users that are interested in Solutions-to-HDLbits-Verilog-sets are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HDLBits website practices & solutions☆795Dec 27, 2023Updated 2 years ago
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆25Jun 25, 2018Updated 7 years ago
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆374Jul 16, 2023Updated 2 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11May 29, 2021Updated 5 years ago
- Misc documentation and specifications☆14Feb 26, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆16Mar 25, 2025Updated last year
- ☆34Jan 6, 2026Updated 5 months ago
- Implementation of 5 Stage 32I RISC V Pipeline Processor.☆30Sep 6, 2024Updated last year
- An introduction to integrated circuit design with Verilog and the Papilio Pro development board.☆15Jan 5, 2025Updated last year
- 在FPGA上实现SRIO收发控制器☆11Sep 30, 2022Updated 3 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆46Dec 24, 2018Updated 7 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆18Oct 19, 2024Updated last year
- TLMu - Transaction Level eMulator☆36Nov 27, 2014Updated 11 years ago
- RTL Verilog library for various DSP modules☆98Feb 17, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Must-have verilog systemverilog modules☆1,969Mar 12, 2026Updated 3 months ago
- ☆16Sep 29, 2025Updated 8 months ago
- Verification of Ethernet Switch System Verilog☆12Oct 21, 2016Updated 9 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- 交通大學iclab 2023 fall☆47Oct 18, 2024Updated last year
- Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, s…☆21May 4, 2026Updated last month
- RTL generator for SpGEMM☆10Feb 2, 2021Updated 5 years ago
- Real-time Audio Processing through FIR filters on Basys-3 FPGA and Pmod I2S2☆16Feb 1, 2023Updated 3 years ago
- 基于深度学习的MIMI信号检测网络☆14Mar 30, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆26Jun 9, 2025Updated last year
- Implement the Golomb-Rice and Exponential-Golomb encoder/decoder with C++☆18May 16, 2022Updated 4 years ago
- Some study notes in learning process.☆35Jun 13, 2022Updated 3 years ago
- Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.☆24Sep 21, 2021Updated 4 years ago
- A semester project on Randomized Kaczmarz Algorithm☆12Mar 4, 2021Updated 5 years ago
- MacOS Ventura & Sonoma MDM Bypass☆14Oct 9, 2023Updated 2 years ago
- Implemented The UART with FIFO☆15Jul 4, 2019Updated 6 years ago
- ☆20Nov 7, 2019Updated 6 years ago
- An ASCII Header Generator for Network Protocols☆14Dec 12, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- ☆10Nov 12, 2019Updated 6 years ago
- Codes for reproducing the numerical results reported in: "Low-Complexity Distributed XL-MIMO for Multiuser Detection" by Victor Croisfelt…☆16Aug 29, 2024Updated last year
- Open deep learning compiler stack for cpu, gpu and specialized accelerators☆17Sep 26, 2019Updated 6 years ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆37Oct 12, 2025Updated 8 months ago
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆33Jun 5, 2024Updated 2 years ago