jerrylioon / Solutions-to-HDLbits-Verilog-sets
Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).
☆82Updated last year
Alternatives and similar repositories for Solutions-to-HDLbits-Verilog-sets:
Users that are interested in Solutions-to-HDLbits-Verilog-sets are comparing it to the libraries listed below
- ☆139Updated last month
- AXI协议规范中文翻译版☆137Updated 2 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆61Updated 6 years ago
- Collect some IC textbooks for learning.☆118Updated 2 years ago
- ☆139Updated 4 years ago
- UVM实战随书源码☆46Updated 5 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆193Updated last year
- 《UVM实战》书本源代码和UVM 1.1d源码及Doc☆33Updated 3 years ago
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆336Updated last year
- a training-target implementation of rv32im, designed to be simple and easy to understand☆55Updated 3 years ago
- 我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆75Updated 3 years ago
- ARM中通过APB总线连接的UART模块☆60Updated 4 years ago
- AXI DMA 32 / 64 bits☆103Updated 10 years ago
- Cortex M0 based SoC☆70Updated 3 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆234Updated 3 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆100Updated 2 years ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆104Updated 11 years ago
- Some useful documents of Synopsys☆57Updated 3 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆112Updated 2 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆35Updated 5 months ago
- CPU Design Based on RISCV ISA☆83Updated 7 months ago
- ☆39Updated 2 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆129Updated 7 months ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆77Updated 4 years ago
- ☆60Updated 4 years ago
- commit rtl and build cosim env☆36Updated 9 months ago
- ☆212Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆56Updated 5 months ago
- AXI总线连接器☆93Updated 4 years ago