ljgibbslf / SM3_core
☆141Updated 4 years ago
Alternatives and similar repositories for SM3_core:
Users that are interested in SM3_core are comparing it to the libraries listed below
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆198Updated last year
- Vivado诸多IP,包括图像处理等☆203Updated 8 months ago
- AMBA bus lecture material☆422Updated 5 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆103Updated 2 years ago
- AXI协议规范中文翻译版☆143Updated 2 years ago
- ☆143Updated last month
- OpenSource HummingBird RISC-V Software Development Kit☆154Updated last year
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆322Updated 11 months ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆199Updated last year
- AXI DMA 32 / 64 bits☆111Updated 10 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 4 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- uvm AXI BFM(bus functional model)☆244Updated 11 years ago
- ☆131Updated 9 years ago
- automatic-verilog based on vimscript☆259Updated last year
- AMBA AXI VIP☆393Updated 9 months ago
- Awesome ASIC design verification☆292Updated 3 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆91Updated 8 months ago
- commit rtl and build cosim env☆35Updated last year
- Cortex M0 based SoC☆71Updated 3 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆88Updated 7 years ago
- AXI总线连接器☆97Updated 5 years ago
- Some useful documents of Synopsys☆70Updated 3 years ago
- This is the main repository for all the examples for the book Practical UVM☆184Updated 4 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆132Updated 10 months ago
- An AXI4 crossbar implementation in SystemVerilog☆142Updated last week
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆83Updated 3 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆167Updated 6 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆120Updated 3 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆231Updated 6 years ago