☆146Oct 3, 2020Updated 5 years ago
Alternatives and similar repositories for SM3_core
Users that are interested in SM3_core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆56Aug 5, 2018Updated 8 years ago
- opensource crypto IP core☆30Nov 20, 2020Updated 5 years ago
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆30Dec 14, 2020Updated 5 years ago
- Must-have verilog systemverilog modules☆2,018Mar 12, 2026Updated 5 months ago
- IC design and development should be faster，simpler and more reliable☆2,015Dec 31, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- FPGA implementation of Chinese SM4 encryption algorithm.☆57Mar 11, 2018Updated 8 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆22Oct 31, 2017Updated 8 years ago
- UVM testbench for verifying the Pulpino SoC☆14Mar 23, 2020Updated 6 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆18Jun 7, 2020Updated 6 years ago
- RTL, Cmodel, and testbench for NVDLA☆2,147Mar 2, 2022Updated 4 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆113May 8, 2026Updated 3 months ago
- ☆31Aug 8, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- OpenTitan: Open source silicon root of trust☆3,630Updated this week
- Andes Vector Extension support added to riscv-dv☆19May 29, 2020Updated 6 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆116Oct 31, 2023Updated 2 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- ☆77Jul 30, 2021Updated 5 years ago
- ☆27Aug 11, 2021Updated 5 years ago
- Verification IP for APB protocol☆80Dec 18, 2020Updated 5 years ago
- ☆21Nov 18, 2022Updated 3 years ago
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software☆4,786Aug 25, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆27Mar 25, 2019Updated 7 years ago
- ☆22Jul 28, 2021Updated 5 years ago
- ☆38Mar 10, 2021Updated 5 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆28Mar 26, 2020Updated 6 years ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元☆19Sep 16, 2022Updated 3 years ago
- The RIFFA development repository☆882Jun 11, 2024Updated 2 years ago
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆21Dec 1, 2023Updated 2 years ago
- ☆154Mar 9, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Mar 24, 2021Updated 5 years ago
- Verilog Ethernet components for FPGA implementation☆3,083Feb 27, 2025Updated last year
- SDRAM controller with AXI4 interface☆108Aug 8, 2019Updated 7 years ago
- Official repository of the AWS EC2 FPGA Hardware and Software Development Kit☆1,678Updated this week
- Must-have verilog systemverilog modules☆39May 1, 2022Updated 4 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, op…☆112Sep 17, 2022Updated 3 years ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆15Sep 9, 2022Updated 3 years ago