Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（中央处理器）简单结构和Verilog实现。
☆162Jan 20, 2019Updated 7 years ago
Alternatives and similar repositories for 8-bits-RISC-CPU-Verilog
Users that are interested in 8-bits-RISC-CPU-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 包括同步FIFO（输入输出位宽相同），异步FIFO（输入输出位宽相同），异步FIFO（能实现输出数据位宽是输入数据位宽的1/2或2倍）☆24Nov 7, 2022Updated 3 years ago
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 10 years ago
- Verilog implementation of a simple riscv cpu☆18Oct 28, 2021Updated 4 years ago
- Digital Component Design course project.☆20Nov 7, 2018Updated 7 years ago
- ☆18Jun 19, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- LeNet5 on PYNQ via HLS☆38May 29, 2023Updated 2 years ago
- 单周期 8指令 MIPS32CPU☆97Jan 2, 2026Updated 3 months ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- 一步一步写MIPS CPU☆856Aug 4, 2021Updated 4 years ago
- Verilog Code for I2C Protocol☆19Nov 12, 2020Updated 5 years ago
- Verilog实现的简单五级流水线CPU，开发平台：Nexys3☆40Jul 9, 2015Updated 10 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- HDMI + GPU-pipeline + FFT☆14Mar 4, 2016Updated 10 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,527Jan 7, 2026Updated 3 months ago
- APB VIP (UVM)☆18Sep 6, 2018Updated 7 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆24Jul 20, 2023Updated 2 years ago
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆10Aug 6, 2025Updated 8 months ago
- Wishbone SATA Controller☆25Oct 16, 2025Updated 5 months ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆358Jan 12, 2018Updated 8 years ago
- Undergraduate digital circuit laboratory☆29Jan 4, 2024Updated 2 years ago
- Bitstream to Verilog decompiler for Lattice FPGA ECP5 chip.☆23Oct 10, 2021Updated 4 years ago
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆18Jun 7, 2020Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Wraps the NVDLA project for Chipyard integration☆23Sep 2, 2025Updated 7 months ago
- ☆34Jul 28, 2025Updated 8 months ago
- A Verilog HDL model of the MOS 6502 CPU☆373Apr 8, 2023Updated 3 years ago
- HDLBits website practices & solutions☆788Dec 27, 2023Updated 2 years ago
- This is a SPI Master Module Written in Verilog☆14Aug 9, 2018Updated 7 years ago
- Verification IP for Watchdog☆12Apr 6, 2021Updated 5 years ago
- Project Trellis database☆14Sep 15, 2025Updated 7 months ago
- 透過數位邏輯結合VHDL與Verilog的過程，作為從基礎數位邏輯到計算機系統結構，並實作出一顆CPU的教學書籍，希望未來可以成為教學範例檔案。目前將開發轉移到GitLab，因為可以呈現數學與MUL圖。☆18Oct 25, 2023Updated 2 years ago
- RISC-V CPU Core (RV32IM)☆1,692Sep 18, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ARM中通过APB总线连接的UART模块☆71Feb 21, 2020Updated 6 years ago
- Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET☆30Feb 16, 2020Updated 6 years ago
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 6 years ago
- A very primitive but hopefully self-educational CPU in Verilog☆153Jan 21, 2015Updated 11 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆197Oct 9, 2019Updated 6 years ago
- 异步FIFO的内部实现☆25Aug 26, 2018Updated 7 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆27Mar 9, 2016Updated 10 years ago