liuqdev / 8-bits-RISC-CPU-VerilogLinks
Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(中央处理器)简单结构和Verilog实现。
☆145Updated 6 years ago
Alternatives and similar repositories for 8-bits-RISC-CPU-Verilog
Users that are interested in 8-bits-RISC-CPU-Verilog are comparing it to the libraries listed below
Sorting:
- CPU Design Based on RISCV ISA☆110Updated 11 months ago
- ☆220Updated 4 years ago
- AXI协议规范中文翻译版☆150Updated 2 years ago
- ☆145Updated this week
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆200Updated last year
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆28Updated 2 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- ☆86Updated last month
- A small SoC with a pipeline 32-bit RISC-V CPU.☆65Updated 3 years ago
- 体系结构课程实验:RISC-V 32I 流水线 CPU,实现37条指令,转发,冒险检测,Cache,分支预测器☆81Updated 5 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆243Updated 6 years ago
- A simple RISC-V CPU written in Verilog.☆63Updated 9 months ago
- 《UVM实战》书本源代码和UVM 1.1d源码及Doc☆37Updated 4 years ago
- ☆66Updated 2 years ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆285Updated 7 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆120Updated 2 years ago
- ☆64Updated 2 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆59Updated 3 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆208Updated last year
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆138Updated 5 years ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆115Updated 12 years ago
- PYNQ学习资料☆164Updated 5 years ago
- Collect some IC textbooks for learning.☆138Updated 2 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆130Updated 5 years ago
- riscv指令集,单周期以及五级流水线CPU☆68Updated 4 months ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆157Updated last year
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆86Updated 3 years ago