Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（中央处理器）简单结构和Verilog实现。
☆169Jan 20, 2019Updated 7 years ago
Alternatives and similar repositories for 8-bits-RISC-CPU-Verilog
Users that are interested in 8-bits-RISC-CPU-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 10 years ago
- Verilog实现的简单五级流水线CPU，开发平台：Nexys3☆40Jul 9, 2015Updated 11 years ago
- Verilog Code for I2C Protocol☆20Nov 12, 2020Updated 5 years ago
- Digital Component Design course project.☆19Nov 7, 2018Updated 7 years ago
- LeNet5 on PYNQ via HLS☆40May 29, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- 单周期 8指令 MIPS32CPU☆98Jan 2, 2026Updated 10 months ago
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- HDMI + GPU-pipeline + FFT☆15Mar 4, 2016Updated 10 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- A very primitive but hopefully self-educational CPU in Verilog☆155Jan 21, 2015Updated 11 years ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆392Jan 12, 2018Updated 8 years ago
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Apr 18, 2026Updated 6 months ago
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆22Aug 6, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog implementation of a simple riscv cpu☆19Oct 28, 2021Updated 5 years ago
- ☆18Jun 19, 2021Updated 5 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆24Jul 20, 2023Updated 3 years ago
- ZYNQ-7000 based data transfer through TCP/IP protocol☆13Apr 20, 2023Updated 3 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,632Oct 12, 2026Updated 3 weeks ago
- Bitstream to Verilog decompiler for Lattice FPGA ECP5 chip.☆23Oct 10, 2021Updated 5 years ago
- Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET☆31Feb 16, 2020Updated 6 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Jul 17, 2014Updated 12 years ago
- 奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）☆131Nov 13, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verilog HDL code and Finite State Machine (FSM) for a simple ATM☆13Jul 26, 2020Updated 6 years ago
- HDLBits website practices & solutions☆818Dec 27, 2023Updated 2 years ago
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- ARM中通过APB总线连接的UART模块☆73Feb 21, 2020Updated 6 years ago
- 乱序摸鱼：面向 LinxISA NPU 大型系统开发的多 Agent harness 原型☆22Jul 16, 2026Updated 3 months ago
- Undergraduate digital circuit laboratory☆29Jan 4, 2024Updated 2 years ago
- RISC-V CPU Core (RV32IM)☆1,812Sep 18, 2021Updated 5 years ago
- A Verilog HDL model of the MOS 6502 CPU☆391Apr 8, 2023Updated 3 years ago
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆18Jun 7, 2020Updated 6 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 6 years ago
- ARM-CPU implemented verilog☆30Jan 13, 2024Updated 2 years ago
- APB VIP (UVM)☆19Sep 6, 2018Updated 8 years ago
- 透過數位邏輯結合VHDL與Verilog的過程，作為從基礎數位邏輯到計算機系統結構，並實作出一顆CPU的教學書籍，希望未來可以成為教學範例檔案。目前將開發轉移到GitLab，因為可以呈現數學與MUL圖。☆19Oct 25, 2023Updated 3 years ago
- ☆44Jul 28, 2025Updated last year
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆28Mar 9, 2016Updated 10 years ago
- The Ultra-Low Power RISC-V Core☆1,969Sep 25, 2026Updated last month