Alternatives and similar repositories for step_into_mips

Users that are interested in step_into_mips are comparing it to the libraries listed below

• cyyself / sockraw-udp

  View on GitHub
  在Linux下使用PF_PACKET的Raw Socket实现从以太网到UDP的封装，并支持IPv4 Fragment，重大18计卓班的计网Project
  ☆32Feb 16, 2021Updated 4 years ago
• CQU-CS-LABs / CO-lab-material-CQU

  View on GitHub
  重庆大学计算机组成原理、硬件综合设计实验材料。
  ☆17Jan 11, 2023Updated 3 years ago
• CQU-CS-LABs / CO-lab-docs-CQU

  View on GitHub
  重庆大学硬件综合设计课程实验文档
  ☆43Jul 22, 2025Updated 6 months ago
• luyufan498 / CPU_start_from_0

  View on GitHub
  从零开始设计一个CPU (Verilog)
  ☆60Mar 14, 2021Updated 4 years ago
• loongson-education / nscscc-wiki

  View on GitHub
  NSCSCC 信息整合
  ☆251Feb 23, 2021Updated 4 years ago
• y0fy / CO-lab-material-CQU

  View on GitHub
  重庆大学计算机组成原理、硬件综合设计实验材料
  ☆41Jan 16, 2021Updated 5 years ago
• TheRainstorm / PiplineMIPS

  View on GitHub
  A 5-level pipelined MIPS CPU with branch prediction and great cache.
  ☆19May 9, 2021Updated 4 years ago
• 14010007517 / 2020NSCSCC

  View on GitHub
  Chongqing University 2020 NSCSCC
  ☆29Oct 13, 2020Updated 5 years ago
• VayneDuan / cqu-cs-learning-materials

  View on GitHub
  重庆大学计算机学院课程资料
  ☆160Dec 24, 2021Updated 4 years ago
• qing-2 / CPU

  View on GitHub
  单周期 8指令 MIPS32CPU
  ☆96Jan 2, 2026Updated last month
• wang-sy / 64BIT_OS

  View on GitHub
  操作系统项目，完成一个可以使用的linux系统
  ☆20Nov 26, 2020Updated 5 years ago
• Silverster98 / bit_nscscc_suggestion

  View on GitHub
  为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助
  ☆134Oct 24, 2020Updated 5 years ago
• Trinkle23897 / mips32-cpu

  View on GitHub
  奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）
  ☆130Nov 13, 2019Updated 6 years ago
• zach0zhang / Single_instruction_cycle_OpenMIPS

  View on GitHub
  通过学习《自己动手写CPU》，将书中实现的兼容MIPS32指令集架构的处理器——OpenMIPS（五级流水线结构），简化成单指令周期实现的处理器
  ☆208Mar 2, 2022Updated 3 years ago
• CQU-CS-LABs / osexp-docs-cqu

  View on GitHub
  重庆大学操作系统课程实验文档
  ☆20Dec 7, 2025Updated 2 months ago
• Wanghui-Huang / CQU_bigdata

  View on GitHub
  重庆大学计算机学院“大数据课程群”实验及PPT
  ☆156Nov 7, 2022Updated 3 years ago
• CyberPunkYu / CQU_CS_LAB

  View on GitHub
  重庆大学计算机学院本科课程资料
  ☆31Dec 8, 2023Updated 2 years ago
• barryZZJ / CQU_Computer_Organization

  View on GitHub
  重庆大学计组实验vivado工程文件+项目汇编语言
  ☆17Jun 22, 2020Updated 5 years ago
• barryZZJ / CQU_class_select_helper

  View on GitHub
  由于校园网服务更新，此仓库作废！方便抢课的微辅助功能，油猴脚本。
  ☆10Sep 16, 2020Updated 5 years ago
• liuqdev / 8-bits-RISC-CPU-Verilog

  View on GitHub
  Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（中央处理器）简单结构和Verilog实现。
  ☆162Jan 20, 2019Updated 7 years ago
• lvyufeng / mindspore-nlp-tutorial

  View on GitHub
  Natural Language Processing Tutorial for MindSpore Users
  ☆141Apr 16, 2024Updated last year
• HUXIYIGE / cqu_cs_course

  View on GitHub
  重庆大学计算机学院计算机科学与技术课程相关文档和实验
  ☆19Mar 3, 2023Updated 2 years ago
• trivialmips / nontrivial-mips

  View on GitHub
  NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.
  ☆606Jul 7, 2020Updated 5 years ago
• SI-RISCV / e200_opensource

  View on GitHub
  Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
  ☆2,811Mar 24, 2021Updated 4 years ago
• Z-Y00 / Examples-in-book-write-your-own-cpu

  View on GitHub
  《自己动手写CPU》一书附带的文件
  ☆87Mar 1, 2018Updated 7 years ago
• ustb-owl / Uranus

  View on GitHub
  Uranus MIPS processor by MaxXing & USTB NSCSCC team
  ☆38Dec 14, 2019Updated 6 years ago
• atri45 / CQU_CS-AI_learning_resources

  View on GitHub
  分享一些重庆大学计院和软院的学习资源。Share some learning resources about CQU CS and AI courses.
  ☆44Oct 9, 2024Updated last year
• cquca / ca_new_trends

  View on GitHub
  some news or blogs for new computer architecture like risc-v, xPU, ASIC, etc....
  ☆14Jan 6, 2020Updated 6 years ago
• haowang02 / CourseMonitor

  View on GitHub
  CQU选课状态监测
  ☆13Aug 21, 2021Updated 4 years ago
• riscv-mcu / e203_hbirdv2

  View on GitHub
  The Ultra-Low Power RISC-V Core
  ☆1,733Aug 6, 2025Updated 6 months ago
• cyyself / cyyrv64

  View on GitHub
  My RV64 CPU (Work in progress)
  ☆19Dec 22, 2022Updated 3 years ago
• pConst / basic_verilog

  View on GitHub
  Must-have verilog systemverilog modules
  ☆1,926Aug 2, 2025Updated 6 months ago
• barryZZJ / Hardware_Design

  View on GitHub
  ☆24Jan 6, 2021Updated 5 years ago
• Lyncien / RISC-V-32I

  View on GitHub
  体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器
  ☆87Nov 28, 2019Updated 6 years ago
• RickyTino / MangoMIPS32

  View on GitHub
  A softcore microprocessor of MIPS32 architecture.
  ☆40Jun 28, 2024Updated last year
• risclite / R8051

  View on GitHub
  8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.
  ☆196Oct 9, 2019Updated 6 years ago
• shinezyy / micro-arch-training

  View on GitHub
  How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design
  ☆625Aug 13, 2024Updated last year
• sin-x / FPGA

  View on GitHub
  数字IC相关资料
  ☆1,374Jul 1, 2025Updated 7 months ago
• LeiWang1999 / FPGA

  View on GitHub
  帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目
  ☆5,249May 15, 2022Updated 3 years ago