lvyufeng / step_into_mipsView external linksLinks
一步一步写MIPS CPU
☆854Aug 4, 2021Updated 4 years ago
Alternatives and similar repositories for step_into_mips
Users that are interested in step_into_mips are comparing it to the libraries listed below
Sorting:
- 在Linux下使用PF_PACKET的Raw Socket实现从以太网到UDP的封装,并支持IPv4 Fragment,重大18计卓班的计网Project☆32Feb 16, 2021Updated 4 years ago
- 重庆大学计算机组成原理、硬件综合设计实验材料。☆17Jan 11, 2023Updated 3 years ago
- 重庆大学硬件综合设计课程实验文档☆43Jul 22, 2025Updated 6 months ago
- 从零开始设计一个CPU (Verilog)☆60Mar 14, 2021Updated 4 years ago
- NSCSCC 信息整合☆251Feb 23, 2021Updated 4 years ago
- 重庆大学计算机组成原理、硬件综合设计实验材料☆41Jan 16, 2021Updated 5 years ago
- A 5-level pipelined MIPS CPU with branch prediction and great cache.☆19May 9, 2021Updated 4 years ago
- Chongqing University 2020 NSCSCC☆29Oct 13, 2020Updated 5 years ago
- 重庆大学计算机学院课程资料☆160Dec 24, 2021Updated 4 years ago
- 单周期 8指令 MIPS32CPU☆96Jan 2, 2026Updated last month
- 操作系统项目,完成一个可以使用的linux系统☆20Nov 26, 2020Updated 5 years ago
- 为了更好地帮助后来的同学参加龙芯杯,草拟 了这份建议,望对后来人有所帮助☆134Oct 24, 2020Updated 5 years ago
- 奋战一学期,造台计算机(编译出的bit文件在release中,可以直接食用)☆130Nov 13, 2019Updated 6 years ago
- 通过学习《自己动手写CPU》,将书中实现的兼容MIPS32指令集架构的处理器——OpenMIPS(五级流水线结构),简化成单指令周期实现的处理器☆208Mar 2, 2022Updated 3 years ago
- 重庆大学操作系统课程实验文档☆20Dec 7, 2025Updated 2 months ago
- 重庆大学计算机学院“大数据课程群”实验及PPT☆156Nov 7, 2022Updated 3 years ago
- 重庆大学计算机学院本科课程资料☆31Dec 8, 2023Updated 2 years ago
- 重庆大学计组实验vivado工程文件+项目汇编语言☆17Jun 22, 2020Updated 5 years ago
- 由于校园网服务更新,此仓库作废!方便抢课的微辅助功能,油猴脚本。☆10Sep 16, 2020Updated 5 years ago
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(中央处理器)简单结构和Verilog实现。☆162Jan 20, 2019Updated 7 years ago
- Natural Language Processing Tutorial for MindSpore Users☆141Apr 16, 2024Updated last year
- 重庆大学计算机学院计算机科学与技术课程相关文档和实验☆19Mar 3, 2023Updated 2 years ago
- NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.☆606Jul 7, 2020Updated 5 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,811Mar 24, 2021Updated 4 years ago
- 《自己动手写CPU》一书附带的文件☆87Mar 1, 2018Updated 7 years ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Dec 14, 2019Updated 6 years ago
- 分享一些重庆大学计院和软院的学习资源。Share some learning resources about CQU CS and AI courses.☆44Oct 9, 2024Updated last year
- some news or blogs for new computer architecture like risc-v, xPU, ASIC, etc....☆14Jan 6, 2020Updated 6 years ago
- CQU选课状态监测☆13Aug 21, 2021Updated 4 years ago
- The Ultra-Low Power RISC-V Core☆1,733Aug 6, 2025Updated 6 months ago
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- Must-have verilog systemverilog modules☆1,926Aug 2, 2025Updated 6 months ago
- ☆24Jan 6, 2021Updated 5 years ago
- 体系结构课程实验:RISC-V 32I 流水线 CPU,实现37条指令,转发,冒险检测,Cache,分支预测器☆87Nov 28, 2019Updated 6 years ago
- A softcore microprocessor of MIPS32 architecture.☆40Jun 28, 2024Updated last year
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆196Oct 9, 2019Updated 6 years ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆625Aug 13, 2024Updated last year
- 数字IC相关资料☆1,374Jul 1, 2025Updated 7 months ago
- 帮助大家进行FPGA的入门,分享FPGA相关的优秀文章,优秀项目☆5,249May 15, 2022Updated 3 years ago