Alternatives and similar repositories for step_into_mips

Users that are interested in step_into_mips are comparing it to the libraries listed below

• loongson-education / nscscc-wiki
  NSCSCC 信息整合
  ☆244Updated 4 years ago
• Silverster98 / bit_nscscc_suggestion
  为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助
  ☆127Updated 4 years ago
• xiazhuo / nscc2022_personal
  NSCSCC2022龙芯杯个人赛，MIPS32，59MHz经典五级流水线架构，易于初学者阅读（计算机组成原理，自己动手写CPU）
  ☆73Updated last year
• luyufan498 / CPU_start_from_0
  从零开始设计一个CPU (Verilog)
  ☆57Updated 4 years ago
• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆281Updated last week
• qing-2 / CPU
  单周期 8指令 MIPS32CPU
  ☆91Updated 2 years ago
• Z-Y00 / Examples-in-book-write-your-own-cpu
  《自己动手写CPU》一书附带的文件
  ☆82Updated 7 years ago
• Azalea8 / riscv_cpu
  riscv指令集，单周期以及五级流水线CPU
  ☆71Updated 5 months ago
• OSCPU / ysyx-workbench
  ☆151Updated 3 weeks ago
• shinezyy / micro-arch-training
  How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design
  ☆578Updated 10 months ago
• ykykzq / SimpleCPU
  基于LoongArch32/MIPS32指令集的七级流水线CPU。2023届龙芯杯（NSCSCC）个人赛参赛作品。
  ☆24Updated 2 months ago
• liuqdev / 8-bits-RISC-CPU-Verilog
  Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（中央处理器）简单结构和Verilog实现。
  ☆146Updated 6 years ago
• zach0zhang / Single_instruction_cycle_OpenMIPS
  通过学习《自己动手写CPU》，将书中实现的兼容MIPS32指令集架构的处理器——OpenMIPS（五级流水线结构），简化成单指令周期实现的处理器
  ☆205Updated 3 years ago
• Lyncien / RISC-V-32I
  体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器
  ☆82Updated 5 years ago
• toted / UESTC-computer-composition
  用verilog实现单周期cpu和流水线
  ☆20Updated 5 years ago
• SocialistDalao / UltraMIPS_NSCSCC
  UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
  ☆137Updated last year
• xupsh / Digital-Design-Lab
  ☆221Updated 4 years ago
• fluctlight001 / nscscc2022_single_tools
  龙芯杯个人赛工具包（适用于个人赛的golden_trace工具）
  ☆55Updated last year
• yufeiran / OpenMIPS
  实现一个基础但功能完善的计算机系统,根据《自己动手写ＣＰＵ》实现，开发板为Nexys4 DDR
  ☆33Updated last year
• plctlab / riscv-operating-system-mooc
  《从头写一个RISC-V OS》课程配套的资源
  ☆1,021Updated last month
• Gugugugugutian / WHU-CPU-RISC-V
  武汉大学计算机组成与设计课程单周期CPU处理器实现，使用RISC-V语言实现。
  ☆8Updated last year
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆131Updated last year
• cyyself / sockraw-udp
  在Linux下使用PF_PACKET的Raw Socket实现从以太网到UDP的封装，并支持IPv4 Fragment，重大18计卓班的计网Project
  ☆32Updated 4 years ago
• xiaop1 / Verilog-Practice
  HDLBits website practices & solutions
  ☆739Updated last year
• trivialmips / nontrivial-mips
  NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.
  ☆604Updated 4 years ago
• Googol2002 / NJU-ICS2021-PA
  2021年秋季学期 南京大学ICS课程 PA实验部分
  ☆125Updated 3 years ago
• hitwh-nscscc / simple-5stage-pipeline-MIPS-imple
  和我一步一步实现一个最简单的、带数据前推及流水线暂停的32位静态五级流水MIPS
  ☆84Updated 4 years ago
• CQU-CS-LABs / CO-lab-docs-CQU
  重庆大学硬件综合设计课程实验文档
  ☆39Updated last year
• NJU-ProjectN / nemu
  NJU EMUlator, a full system x86/mips32/riscv32/riscv64 emulator for teaching
  ☆1,008Updated 4 months ago
• rave1sking / single_cycle_RISCV_CPU_Design-32bit
  Verilog实现单周期非流水线32位RISCV指令集（45条）CPU
  ☆41Updated 4 years ago