Alternatives and similar repositories for HDL-Bits-Solutions

Users that are interested in HDL-Bits-Solutions are comparing it to the libraries listed below

• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆441Updated 5 years ago
• CustomizableComputingLab / CustomizableComputingLab.github.io
  ☆145Updated last week
• xiaop1 / Verilog-Practice
  HDLBits website practices & solutions
  ☆736Updated last year
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆300Updated 3 years ago
• ljgibbslf / SM3_core
  ☆141Updated 4 years ago
• WalkerLau / DetectHumanFaces
  Real time face detection based on Arm Cortex-M3 DesignStart and FPGA
  ☆201Updated last year
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆349Updated last year
• dumpo / digital_IC_design_notes
  数字IC设计 学习笔记
  ☆137Updated 3 years ago
• riscv-mcu / hbird-sdk
  OpenSource HummingBird RISC-V Software Development Kit
  ☆157Updated last year
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆402Updated 11 months ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,789Updated last month
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆205Updated last year
• Nitcloud / Digital-IDE
  在vscode上的数字设计开发插件
  ☆377Updated 2 years ago
• HonkW93 / automatic-verilog
  automatic-verilog based on vimscript
  ☆264Updated last year
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,729Updated 3 months ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆616Updated 3 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,287Updated last week
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆541Updated 3 years ago
• Daniel-GGB / My-Digital-IC-Library
  我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;
  ☆86Updated 3 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆808Updated 3 months ago
• AniketBadhan / Convolutional-Neural-Network
  Implementation of CNN using Verilog
  ☆218Updated 7 years ago
• cxdzyq1110 / NPU_on_FPGA
  在FPGA上面实现一个NPU计算单元。能够执行矩阵运算（ADD/ADDi/ADDs/MULT/MULTi/DOT等）、图像处理运算（CONV/POOL等）、非线性映射（RELU/TANH/SIGM等）。
  ☆243Updated 6 years ago
• schoeberl / chisel-lab
  Lab exercises for Chisel in the digital electronics 2 course at DTU
  ☆201Updated this week
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆802Updated 3 years ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆581Updated 7 years ago
• jerrylioon / Solutions-to-HDLbits-Verilog-sets
  Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).
  ☆88Updated last year
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆468Updated 3 years ago
• omarelhedaby / CNN-FPGA
  Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database
  ☆509Updated 4 years ago
• lizhirui / AXI_spec_chinese
  AXI协议规范中文翻译版
  ☆151Updated 2 years ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆429Updated 8 months ago