This is a repository containing solutions to the problem statements given in HDL Bits website.
☆375Jul 16, 2023Updated 3 years ago
Alternatives and similar repositories for HDL-Bits-Solutions
Users that are interested in HDL-Bits-Solutions are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Must-have verilog systemverilog modules☆2,002Mar 12, 2026Updated 4 months ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, op…☆112Sep 17, 2022Updated 3 years ago
- HDLBits website practices & solutions☆806Dec 27, 2023Updated 2 years ago
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆5,599May 15, 2022Updated 4 years ago
- IC design and development should be faster，simpler and more reliable☆2,005Dec 31, 2021Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- My solution to the problem set on HDLBits.☆28Aug 6, 2020Updated 5 years ago
- Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).☆93Sep 20, 2023Updated 2 years ago
- ☆146Oct 3, 2020Updated 5 years ago
- The Ultra-Low Power RISC-V Core☆1,892Aug 6, 2025Updated 11 months ago
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆18Jun 7, 2020Updated 6 years ago
- All About HDL☆40Aug 21, 2019Updated 6 years ago
- Open-source high-performance RISC-V processor☆7,171Updated this week
- UVM Clock and Reset Agent☆15Jun 29, 2017Updated 9 years ago
- Verilog Ethernet components for FPGA implementation☆3,052Feb 27, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A small, light weight, RISC CPU soft core☆1,569Dec 8, 2025Updated 7 months ago
- Verilog AXI components for FPGA implementation☆2,103Feb 27, 2025Updated last year
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆30Dec 14, 2020Updated 5 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Engineering Program on RTL Design for FPGA Accelerator☆35Aug 1, 2020Updated 6 years ago
- Run rocket-chip on FPGA☆78Nov 16, 2025Updated 8 months ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆70Jun 24, 2024Updated 2 years ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆643Dec 24, 2021Updated 4 years ago
- HDL libraries and projects☆1,984Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- RTL, Cmodel, and testbench for NVDLA☆2,133Mar 2, 2022Updated 4 years ago
- -Designed and Verified a Bus Functional Model of AHB-LITE Protocol from scratch. -Developed Assertion based verification IP to verify the…☆25Dec 9, 2015Updated 10 years ago
- 为了学习UVM验证相关知识，需要动手尝试实际的项目。作为一个初学者，难以接触到实际的项目，于是我从夏宇闻老师的《Verilog数字系统设计教程》一书中，挑选出一个简单的小设计，作为我的验证对象，并围绕它编写了UVM验证环境。☆26Oct 9, 2020Updated 5 years ago
- Custom YOLOv4 for apple recognition (clean/damaged) on Alveo U280 accelerator card using Vitis AI framework.☆15Nov 1, 2021Updated 4 years ago
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆17Aug 26, 2021Updated 4 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,849Mar 24, 2021Updated 5 years ago
- ☆14Oct 24, 2022Updated 3 years ago
- AXI协议规范中文翻译版☆186Jul 5, 2022Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆25Jun 5, 2018Updated 8 years ago
- An open-source Ternary Content Addressable Memory (TCAM) compiler.☆37Jul 19, 2024Updated 2 years ago
- 数字IC相关资料☆1,552Jul 1, 2025Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,645Updated this week
- Hello Verilog by Mac + VSCode☆33Dec 26, 2025Updated 7 months ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆241May 20, 2025Updated last year
- A very simple and easy to understand RISC-V core.☆1,503Nov 9, 2023Updated 2 years ago