Alternatives and similar repositories for HDL-Bits-Solutions:

Users that are interested in HDL-Bits-Solutions are comparing it to the libraries listed below

• xiaop1 / Verilog-Practice
  HDLBits website practices & solutions
  ☆729Updated last year
• CustomizableComputingLab / CustomizableComputingLab.github.io
  ☆144Updated 2 months ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆428Updated 5 years ago
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆293Updated 3 years ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,762Updated 2 weeks ago
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆526Updated 3 years ago
• HonkW93 / automatic-verilog
  automatic-verilog based on vimscript
  ☆260Updated last year
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆441Updated 3 years ago
• ljgibbslf / SM3_core
  ☆141Updated 4 years ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆326Updated 11 months ago
• sudhamshu091 / 32-Verilog-Mini-Projects
  Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …
  ☆666Updated 5 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,692Updated last month
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆394Updated 9 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,256Updated 2 weeks ago
• Nitcloud / Digital-IDE
  在vscode上的数字设计开发插件
  ☆368Updated 2 years ago
• dumpo / digital_IC_design_notes
  数字IC设计 学习笔记
  ☆129Updated 3 years ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆776Updated 3 years ago
• alexforencich / verilog-uart
  Verilog UART
  ☆474Updated last month
• Daniel-GGB / My-Digital-IC-Library
  我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;
  ☆83Updated 3 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆796Updated last month
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,470Updated 6 months ago
• WalkerLau / DetectHumanFaces
  Real time face detection based on Arm Cortex-M3 DesignStart and FPGA
  ☆199Updated last year
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆418Updated 2 years ago
• kaitoukito / Integrated-Circuit-Textbooks
  Collect some IC textbooks for learning.
  ☆134Updated 2 years ago
• AniketBadhan / Convolutional-Neural-Network
  Implementation of CNN using Verilog
  ☆212Updated 7 years ago
• peilin-chen / Zhulong-RISCV-CPU
  CPU Design Based on RISCV ISA
  ☆105Updated 10 months ago
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆201Updated last year
• suisuisi / FPGA_Library
  Vivado诸多IP，包括图像处理等
  ☆205Updated 8 months ago
• microdynamics-cpu / tree-core-ide
  The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…
  ☆103Updated 2 years ago
• lizhirui / AXI_spec_chinese
  AXI协议规范中文翻译版
  ☆146Updated 2 years ago