viduraakalanka / HDL-Bits-Solutions

Related projects: ⓘ

• xiaop1 / Verilog-Practice
  HDLBits website practices & solutions
  ☆669Updated 8 months ago
• CustomizableComputingLab / CustomizableComputingLab.github.io
  ☆133Updated last month
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆365Updated 4 years ago
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆244Updated 2 years ago
• Nitcloud / Digital-IDE
  在vscode上的数字设计开发插件
  ☆318Updated last year
• WalkerLau / DetectHumanFaces
  Real time face detection based on Arm Cortex-M3 DesignStart and FPGA
  ☆184Updated last year
• sudhamshu091 / 32-Verilog-Mini-Projects
  Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …
  ☆553Updated last month
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆243Updated 4 months ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,600Updated 2 months ago
• HonkW93 / automatic-verilog
  automatic-verilog based on vimscript
  ☆233Updated 10 months ago
• dumpo / digital_IC_design_notes
  数字IC设计 学习笔记
  ☆110Updated 2 years ago
• ljgibbslf / SM3_core
  ☆140Updated 3 years ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆344Updated 2 years ago
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆168Updated last year
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆515Updated 2 months ago
• lizhirui / AXI_spec_chinese
  AXI协议规范中文翻译版
  ☆124Updated 2 years ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆353Updated 2 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,440Updated 9 months ago
• vipinkmenon / neuralNetwork
  ☆230Updated 6 months ago
• xupsh / Digital-Design-Lab
  ☆201Updated 3 years ago
• suisuisi / FPGA_Library
  Vivado诸多IP，包括图像处理等
  ☆157Updated last month
• WangXuan95 / Xilinx-FPGA-PCIe-XDMA-Tutorial
  Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
  ☆411Updated last year
• y-C-x / HDLBits_Solution
  My solution to the problem set on HDLBits.
  ☆20Updated 4 years ago
• peilin-chen / Zhulong-RISCV-CPU
  CPU Design Based on RISCV ISA
  ☆70Updated 3 months ago
• WangXuan95 / USTC-RVSoC
  An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V CPU+SoC，包含一个简单且可扩展的外设总线。
  ☆346Updated last year
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆541Updated 6 years ago
• xupsh / pp4fpgas-cn-hls
  HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn
  ☆232Updated 3 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,048Updated last month
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆473Updated 2 years ago
• alexforencich / verilog-uart
  Verilog UART
  ☆403Updated last year