This is a repository containing solutions to the problem statements given in HDL Bits website.
☆370Jul 16, 2023Updated 2 years ago
Alternatives and similar repositories for HDL-Bits-Solutions
Users that are interested in HDL-Bits-Solutions are comparing it to the libraries listed below
Sorting:
- Must-have verilog systemverilog modules☆1,935Feb 19, 2026Updated 2 weeks ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, op…☆113Sep 17, 2022Updated 3 years ago
- HDLBits website practices & solutions☆780Dec 27, 2023Updated 2 years ago
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆5,286May 15, 2022Updated 3 years ago
- My solution to the problem set on HDLBits.☆26Aug 6, 2020Updated 5 years ago
- IC design and development should be faster，simpler and more reliable☆1,986Dec 31, 2021Updated 4 years ago
- ☆145Oct 3, 2020Updated 5 years ago
- Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).☆93Sep 20, 2023Updated 2 years ago
- The Ultra-Low Power RISC-V Core☆1,748Aug 6, 2025Updated 7 months ago
- Verilog Ethernet components for FPGA implementation☆2,875Feb 27, 2025Updated last year
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆18Jun 7, 2020Updated 5 years ago
- UVM Clock and Reset Agent☆14Jun 29, 2017Updated 8 years ago
- A small, light weight, RISC CPU soft core☆1,514Dec 8, 2025Updated 3 months ago
- ☆15Jun 27, 2024Updated last year
- All About HDL☆39Aug 21, 2019Updated 6 years ago
- Verilog AXI components for FPGA implementation☆1,970Feb 27, 2025Updated last year
- Run rocket-chip on FPGA☆77Nov 16, 2025Updated 3 months ago
- HDL libraries and projects☆1,866Updated this week
- SVA examples and demonstration☆18Sep 8, 2020Updated 5 years ago
- Open-source high-performance RISC-V processor☆6,885Mar 3, 2026Updated last week
- RTL, Cmodel, and testbench for NVDLA☆2,027Mar 2, 2022Updated 4 years ago
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆30Dec 14, 2020Updated 5 years ago
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆25Jun 5, 2018Updated 7 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Hello Verilog by Mac + VSCode☆31Dec 26, 2025Updated 2 months ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆67Jun 24, 2024Updated last year
- Contains the code examples from The UVM Primer Book sorted by chapters.☆610Dec 24, 2021Updated 4 years ago
- 数字IC相关资料☆1,388Jul 1, 2025Updated 8 months ago
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- 根据最近看的一本书编写的对应RTL以及Testbench☆20Mar 12, 2017Updated 8 years ago
- Verilog AXI stream components for FPGA implementation☆869Feb 27, 2025Updated last year
- -Designed and Verified a Bus Functional Model of AHB-LITE Protocol from scratch. -Developed Assertion based verification IP to verify the…☆24Dec 9, 2015Updated 10 years ago
- A very simple and easy to understand RISC-V core.☆1,408Nov 9, 2023Updated 2 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,815Mar 24, 2021Updated 4 years ago
- Accelerate multihead attention transformer model using HLS for FPGA☆11Dec 7, 2023Updated 2 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,498Jan 7, 2026Updated 2 months ago