Alternatives and similar repositories for HDL-Bits-Solutions

Users that are interested in HDL-Bits-Solutions are comparing it to the libraries listed below

• CustomizableComputingLab / CustomizableComputingLab.github.io
  ☆153Updated this week
• xiaop1 / Verilog-Practice
  HDLBits website practices & solutions
  ☆762Updated last year
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆487Updated 5 years ago
• Test134n / 32-Verilog-Mini-Projects
  Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …
  ☆22Updated 4 months ago
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆334Updated 3 years ago
• dumpo / digital_IC_design_notes
  数字IC设计 学习笔记
  ☆159Updated 3 years ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆399Updated 2 months ago
• Daniel-GGB / My-Digital-IC-Library
  我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;
  ☆105Updated 3 years ago
• Nitcloud / Digital-IDE
  在vscode上的数字设计开发插件
  ☆391Updated 2 years ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆536Updated 4 years ago
• lizhirui / AXI_spec_chinese
  AXI协议规范中文翻译版
  ☆165Updated 3 years ago
• ljgibbslf / SM3_core
  ☆144Updated 5 years ago
• HonkW93 / automatic-verilog
  automatic-verilog based on vimscript
  ☆278Updated 2 years ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,888Updated 4 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆515Updated 9 months ago
• RongyeL / EasyAXI
  ☆81Updated last week
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆584Updated 3 years ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆602Updated 7 years ago
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆233Updated 2 years ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆433Updated last year
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆661Updated 9 months ago
• WalkerLau / DetectHumanFaces
  Real time face detection based on Arm Cortex-M3 DesignStart and FPGA
  ☆209Updated 2 years ago
• cxdzyq1110 / NPU_on_FPGA
  在FPGA上面实现一个NPU计算单元。能够执行矩阵运算（ADD/ADDi/ADDs/MULT/MULTi/DOT等）、图像处理运算（CONV/POOL等）、非线性映射（RELU/TANH/SIGM等）。
  ☆280Updated 7 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆844Updated 9 months ago
• AniketBadhan / Convolutional-Neural-Network
  Implementation of CNN using Verilog
  ☆233Updated 8 years ago
• microdynamics-cpu / tree-core-ide
  The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…
  ☆113Updated 3 years ago
• xupsh / Digital-Design-Lab
  ☆227Updated 4 years ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆851Updated 4 years ago
• liuqdev / 8-bits-RISC-CPU-Verilog
  Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（中央处理器）简单结构和Verilog实现。
  ☆154Updated 6 years ago
• suisuisi / FPGA_Library
  Vivado诸多IP，包括图像处理等
  ☆232Updated last year