Alternatives and similar repositories for HDL-Bits-Solutions

Users that are interested in HDL-Bits-Solutions are comparing it to the libraries listed below

• CustomizableComputingLab / CustomizableComputingLab.github.io
  ☆147Updated this week
• xiaop1 / Verilog-Practice
  HDLBits website practices & solutions
  ☆742Updated last year
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆448Updated 5 years ago
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆311Updated 3 years ago
• HonkW93 / automatic-verilog
  automatic-verilog based on vimscript
  ☆266Updated last year
• Nitcloud / Digital-IDE
  在vscode上的数字设计开发插件
  ☆382Updated 2 years ago
• tyxiumud / gvim_for_verilog
  this repository is vim cfg for verilog.
  ☆49Updated 11 months ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆410Updated last year
• dumpo / digital_IC_design_notes
  数字IC设计 学习笔记
  ☆145Updated 3 years ago
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆556Updated 3 years ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆355Updated last year
• lizhirui / AXI_spec_chinese
  AXI协议规范中文翻译版
  ☆153Updated 3 years ago
• Daniel-GGB / My-Digital-IC-Library
  我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;
  ☆93Updated 3 years ago
• dumpo / my_verilog_projects
  数字IC秋招项目、手撕代码
  ☆35Updated last year
• jerrylioon / Solutions-to-HDLbits-Verilog-sets
  Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).
  ☆90Updated last year
• ljgibbslf / SM3_core
  ☆143Updated 4 years ago
• kaitoukito / Integrated-Circuit-Textbooks
  Collect some IC textbooks for learning.
  ☆148Updated 2 years ago
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆209Updated 2 years ago
• AniketBadhan / Convolutional-Neural-Network
  Implementation of CNN using Verilog
  ☆219Updated 7 years ago
• VerificationExcellence / UVMReference
  Reference examples and short projects using UVM Methodology
  ☆275Updated 3 years ago
• CutestPanda / Opensoc
  包含了SOC设计中的通用IP，如外设、总线结构、基础、验证等
  ☆97Updated 2 weeks ago
• hyf6661669 / Synopsys-Documents
  Some useful documents of Synopsys
  ☆76Updated 3 years ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,807Updated 3 months ago
• xupsh / Digital-Design-Lab
  ☆221Updated 4 years ago
• vipinkmenon / neuralNetwork
  ☆272Updated last year
• courageheart / AMBA_APB_SRAM
  AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…
  ☆173Updated 6 years ago
• WalkerLau / DetectHumanFaces
  Real time face detection based on Arm Cortex-M3 DesignStart and FPGA
  ☆202Updated last year
• WangXuan95 / Xilinx-FPGA-PCIe-XDMA-Tutorial
  Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
  ☆644Updated last year
• RongyeL / EasyAXI
  ☆50Updated last month
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆813Updated 4 months ago