This is a repository containing solutions to the problem statements given in HDL Bits website.
☆379Jul 16, 2023Updated 3 years ago
Alternatives and similar repositories for HDL-Bits-Solutions
Users that are interested in HDL-Bits-Solutions are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Must-have verilog systemverilog modules☆2,033Mar 12, 2026Updated 8 months ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, op…☆112Sep 17, 2022Updated 4 years ago
- HDLBits website practices & solutions☆820Dec 27, 2023Updated 2 years ago
- Solutions to HDLBits Verilog Problem Set☆56Jul 27, 2025Updated last year
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆5,856May 15, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- IC design and development should be faster，simpler and more reliable☆2,035Dec 31, 2021Updated 4 years ago
- My solution to the problem set on HDLBits.☆28Aug 6, 2020Updated 6 years ago
- ☆146Oct 3, 2020Updated 6 years ago
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆18Jun 7, 2020Updated 6 years ago
- A small, light weight, RISC CPU soft core☆1,596Sep 16, 2026Updated last month
- The Ultra-Low Power RISC-V Core☆1,986Sep 25, 2026Updated last month
- Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).☆93Sep 20, 2023Updated 3 years ago
- Verilog Ethernet components for FPGA implementation☆3,151Feb 27, 2025Updated last year
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆30Dec 14, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- All About HDL☆40Aug 21, 2019Updated 7 years ago
- Verilog AXI components for FPGA implementation☆2,174Feb 27, 2025Updated last year
- 数字IC相关资料☆1,681Jul 1, 2025Updated last year
- Open-source high-performance RISC-V processor☆7,392Updated this week
- ☆10Nov 3, 2026Updated last week
- FPGA Labs for EECS 151/251A (Fall 2021)☆13Oct 20, 2021Updated 5 years ago
- UVM Clock and Reset Agent☆15Jun 29, 2017Updated 9 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆71Jun 24, 2024Updated 2 years ago
- Run rocket-chip on FPGA☆78Nov 16, 2025Updated 11 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Engineering Program on RTL Design for FPGA Accelerator☆36Aug 1, 2020Updated 6 years ago
- HDL libraries and projects☆2,059Updated this week
- RTL, Cmodel, and testbench for NVDLA☆2,204Mar 2, 2022Updated 4 years ago
- This is a detailed SystemVerilog course☆173Mar 4, 2025Updated last year
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆25Jun 5, 2018Updated 8 years ago
- HDLBoard - Write VHDL/Verilog and watch it run on a virtual board☆15Updated this week
- Andes Vector Extension support added to riscv-dv☆19May 29, 2020Updated 6 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,641Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,754Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- AXI协议规范中文翻译版☆197Jul 5, 2022Updated 4 years ago
- The RIFFA development repository (development fork)☆10Jun 11, 2024Updated 2 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,855Mar 24, 2021Updated 5 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 7 years ago
- A collection of great digital IC project/tutorial/website etc..☆177Oct 19, 2026Updated 3 weeks ago
- Verilog PCI express components☆1,681Apr 26, 2024Updated 2 years ago
- 为了学习UVM验证相关知识，需要动手尝试实际的项目。作为一个初学者，难以接触到实际的项目，于是我从夏宇闻老师的《Verilog数字系统设计教程》一书中，挑选出一个简单的小设计，作为我的验证对象，并围绕它编写了UVM验证环境。☆28Oct 9, 2020Updated 6 years ago
Are these results useful?