Alternatives and similar repositories for HDL-Bits-Solutions:

Users that are interested in HDL-Bits-Solutions are comparing it to the libraries listed below

• CustomizableComputingLab / CustomizableComputingLab.github.io
  ☆139Updated last month
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆397Updated 4 years ago
• xiaop1 / Verilog-Practice
  HDLBits website practices & solutions
  ☆701Updated last year
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆276Updated 2 years ago
• HonkW93 / automatic-verilog
  automatic-verilog based on vimscript
  ☆248Updated last year
• ljgibbslf / SM3_core
  ☆139Updated 4 years ago
• dumpo / digital_IC_design_notes
  数字IC设计 学习笔记
  ☆124Updated 2 years ago
• lizhirui / AXI_spec_chinese
  AXI协议规范中文翻译版
  ☆137Updated 2 years ago
• WalkerLau / DetectHumanFaces
  Real time face detection based on Arm Cortex-M3 DesignStart and FPGA
  ☆193Updated last year
• Nitcloud / Digital-IDE
  在vscode上的数字设计开发插件
  ☆344Updated last year
• WangXuan95 / USTC-RVSoC
  An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC，包含一个RV32I CPU、一个简单可扩展的总线、一些外设。
  ☆370Updated last year
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,691Updated 2 months ago
• suisuisi / FPGA_Library
  Vivado诸多IP，包括图像处理等
  ☆178Updated 5 months ago
• y-C-x / HDLBits_Solution
  My solution to the problem set on HDLBits.
  ☆21Updated 4 years ago
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆180Updated last year
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,583Updated last year
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆505Updated 3 years ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆289Updated 8 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆766Updated 5 months ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆370Updated 6 months ago
• cxdzyq1110 / NPU_on_FPGA
  在FPGA上面实现一个NPU计算单元。能够执行矩阵运算（ADD/ADDi/ADDs/MULT/MULTi/DOT等）、图像处理运算（CONV/POOL等）、非线性映射（RELU/TANH/SIGM等）。
  ☆212Updated 6 years ago
• xupsh / Digital-Design-Lab
  ☆212Updated 3 years ago
• sudhamshu091 / 32-Verilog-Mini-Projects
  Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …
  ☆607Updated 2 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆725Updated 3 years ago
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,000Updated 4 months ago
• riscv-mcu / hbird-sdk
  OpenSource HummingBird RISC-V Software Development Kit
  ☆150Updated last year
• kaitoukito / Integrated-Circuit-Textbooks
  Collect some IC textbooks for learning.
  ☆118Updated 2 years ago
• xupsh / pp4fpgas-cn-hls
  HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn
  ☆234Updated 3 years ago
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,363Updated 3 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,181Updated this week