viduraakalanka / HDL-Bits-SolutionsLinks
This is a repository containing solutions to the problem statements given in HDL Bits website.
☆363Updated 2 years ago
Alternatives and similar repositories for HDL-Bits-Solutions
Users that are interested in HDL-Bits-Solutions are comparing it to the libraries listed below
Sorting:
- HDLBits website practices & solutions☆751Updated last year
- ☆149Updated last month
- AMBA bus lecture material☆468Updated 5 years ago
- Awesome ASIC design verification☆323Updated 3 years ago
- 数字IC设计 学习笔记☆154Updated 3 years ago
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆15Updated 2 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆382Updated 3 weeks ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆571Updated 3 years ago
- 在vscode上的数字设计开发插件☆387Updated 2 years ago
- automatic-verilog based on vimscript☆273Updated last year
- AXI协议规范中文翻译版☆163Updated 3 years ago
- AMBA AXI VIP☆426Updated last year
- Must-have verilog systemverilog modules☆1,850Updated 2 months ago
- Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).☆92Updated 2 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆99Updated 3 years ago
- 数字IC秋招项目、手撕代码☆38Updated last year
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆221Updated 2 years ago
- ☆71Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,382Updated 2 weeks ago
- Reference examples and short projects using UVM Methodology☆281Updated 3 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆522Updated 4 years ago
- Collect some IC textbooks for learning.☆166Updated 3 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆206Updated 2 years ago
- Verilog UART☆506Updated 7 months ago
- An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC,包含一个RV32I CPU、一个简单可扩展的总线、一些外设。☆418Updated 2 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆118Updated 3 weeks ago
- synthesiseable ieee 754 floating point library in verilog☆676Updated 2 years ago
- Verilog AXI stream components for FPGA implementation☆832Updated 7 months ago
- Verilog I2C interface for FPGA implementation☆646Updated 7 months ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆266Updated 7 years ago