viduraakalanka / HDL-Bits-Solutions
This is a repository containing solutions to the problem statements given in HDL Bits website.
☆330Updated last year
Related projects ⓘ
Alternatives and complementary repositories for HDL-Bits-Solutions
- AMBA bus lecture material☆379Updated 4 years ago
- Must-have verilog systemverilog modules☆1,656Updated 2 weeks ago
- HDLBits website practices & solutions☆691Updated 10 months ago
- 在vscode上的数字设计开发插件☆326Updated last year
- ☆137Updated 2 weeks ago
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆585Updated last week
- Verilog AXI components for FPGA implementation☆1,518Updated 11 months ago
- automatic-verilog based on vimscript☆239Updated last year
- Awesome ASIC design verification☆266Updated 2 years ago
- ☆141Updated 4 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆264Updated 6 months ago
- 数字IC设计 学习笔记☆119Updated 2 years ago
- AMBA AXI VIP☆363Updated 4 months ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆171Updated last year
- The Ultra-Low Power RISC-V Core☆1,284Updated last month
- Contains the code examples from The UVM Primer Book sorted by chapters.☆483Updated 2 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆189Updated last year
- Verilog AXI stream components for FPGA implementation☆745Updated 3 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,113Updated this week
- OpenSource HummingBird RISC-V Software Development Kit☆143Updated 11 months ago
- Various HDL (Verilog) IP Cores☆710Updated 3 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆464Updated last year
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆550Updated 6 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆368Updated 3 years ago
- My solution to the problem set on HDLBits.☆20Updated 4 years ago
- Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).☆82Updated last year
- lowRISC Style Guides☆371Updated 2 months ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆67Updated 2 years ago
- Verilog UART☆424Updated last year
- Collect some IC textbooks for learning.☆104Updated 2 years ago