viduraakalanka / HDL-Bits-SolutionsLinks
This is a repository containing solutions to the problem statements given in HDL Bits website.
☆368Updated 2 years ago
Alternatives and similar repositories for HDL-Bits-Solutions
Users that are interested in HDL-Bits-Solutions are comparing it to the libraries listed below
Sorting:
- HDLBits website practices & solutions☆767Updated 2 years ago
- ☆153Updated 3 weeks ago
- AMBA bus lecture material☆494Updated 5 years ago
- Awesome ASIC design verification☆339Updated 3 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆404Updated 3 months ago
- 数字IC设计 学习笔记☆159Updated 3 years ago
- automatic-verilog based on vimscript☆280Updated 2 years ago
- AMBA AXI VIP☆435Updated last year
- Contains the code examples from The UVM Primer Book sorted by chapters.☆590Updated 4 years ago
- 在vscode上的数字设计开发插件☆392Updated 2 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆211Updated 2 years ago
- Must-have verilog systemverilog modules☆1,898Updated 4 months ago
- AXI协议规范中文翻译版☆170Updated 3 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆234Updated 2 years ago
- Verilog UART☆517Updated 10 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆545Updated 4 years ago
- ☆144Updated 5 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆106Updated 4 years ago
- 数字IC秋招项目、手撕代码☆39Updated last year
- Some useful documents of Synopsys☆93Updated 4 years ago
- ☆228Updated 4 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆284Updated 7 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆113Updated 3 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆121Updated 2 months ago
- Collect some IC textbooks for learning.☆179Updated 3 years ago
- ☆83Updated 3 weeks ago
- Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).☆94Updated 2 years ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆326Updated 7 years ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆604Updated 7 years ago
- Implementation of CNN using Verilog☆235Updated 8 years ago