☆11Nov 24, 2020Updated 5 years ago
Alternatives and similar repositories for HDLBits-Chinese-gitbook
Users that are interested in HDLBits-Chinese-gitbook are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VSCode extension for enhancing verilog☆25Apr 27, 2024Updated last year
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆30Dec 14, 2020Updated 5 years ago
- FACE: Fast and Customizable Sorting Accelerator☆11Sep 6, 2016Updated 9 years ago
- nscscc2018☆27Oct 11, 2018Updated 7 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Dec 19, 2024Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Accelerate multihead attention transformer model using HLS for FPGA☆11Dec 7, 2023Updated 2 years ago
- Nervos Dapp Demo☆13Sep 19, 2018Updated 7 years ago
- SpringMVC + Hibernate + Shiro 个人博客☆15Aug 28, 2017Updated 8 years ago
- An automated HDC platform☆11Mar 16, 2026Updated last week
- This is the source code of the 2021 replication for ReScience of the paper "Speedup Graph Processing by Graph Ordering" by Hao Wei, Jeffr…☆12May 31, 2021Updated 4 years ago
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆24Jun 27, 2023Updated 2 years ago
- ☆14Mar 22, 2024Updated 2 years ago
- Attentionlego☆13Jan 24, 2024Updated 2 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 2 years ago
- Language for simplifying parameterized RTL design☆13Nov 6, 2024Updated last year
- Planetoid datasets. Consist of Cora, Pubmed, Citeseer, Large_Cora, nell.0.1, nell.0.01, nell.0.001.☆13Oct 12, 2019Updated 6 years ago
- This is a tool to login qq zone using python, with multithreads to scrapy what you want,such as, message, blogs board, and photos.☆10May 11, 2017Updated 8 years ago
- 《宝可梦》VC补丁应用工具☆12Sep 9, 2022Updated 3 years ago
- Translates the DSD/DSF file into WAV file written in C for learning,☆11Feb 21, 2019Updated 7 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆12Feb 13, 2017Updated 9 years ago
- Consolidated shell script to install the Raspberry Pi Mesa Vulkan driver for aarch64☆11May 10, 2022Updated 3 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆16Sep 15, 2022Updated 3 years ago
- ☆15Aug 10, 2023Updated 2 years ago
- zonedstorage.io website☆26Mar 2, 2026Updated 3 weeks ago
- Verilog Implementation of SM4 s-box☆22Jun 24, 2019Updated 6 years ago
- This is Max's blog, something interesting in it.☆13Jan 1, 2023Updated 3 years ago
- ☆11Jul 4, 2016Updated 9 years ago
- Integrating Event-based Dynamic Vision Sensors with Sparse Hyperdimensional Computing☆12Jul 9, 2020Updated 5 years ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 6 years ago
- My dotfiles☆17Mar 1, 2026Updated 3 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- ☆18Nov 19, 2021Updated 4 years ago
- My live coding tool for HLSL, inspired by ShaderToy.☆24Feb 24, 2022Updated 4 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Aug 28, 2025Updated 6 months ago
- Human activity recognition using hyperdimensional computing based on Kinect's skeleton data☆11Jun 5, 2017Updated 8 years ago
- ☆11May 8, 2025Updated 10 months ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆17Feb 16, 2024Updated 2 years ago
- An FPGA design for simulating biological neurons☆17Jul 5, 2024Updated last year