OpenIC-SIG / HDLBits-Chinese-gitbookLinks
☆11Updated 5 years ago
Alternatives and similar repositories for HDLBits-Chinese-gitbook
Users that are interested in HDLBits-Chinese-gitbook are comparing it to the libraries listed below
Sorting:
- ☆16Updated 4 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆39Updated last year
- eyeriss-chisel3☆40Updated 3 years ago
- ☆39Updated last year
- HLS for Networks-on-Chip☆38Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 7 years ago
- ☆39Updated 6 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆44Updated 2 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例，并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆27Updated 2 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- The official NaplesPU hardware code repository☆20Updated 6 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆35Updated 2 years ago
- ☆57Updated 6 years ago
- A systolic array matrix multiplier☆30Updated 6 years ago
- Template for project1 TPU☆21Updated 4 years ago
- CNN accelerator using NoC architecture☆17Updated 7 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆84Updated 7 years ago
- ☆31Updated 5 years ago
- ☆70Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆73Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆60Updated last week
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆83Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated last week
- A repository for SystemC Learning examples☆72Updated 3 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆13Updated 3 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆54Updated 7 years ago
- ☆79Updated 11 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated last year
- 128KB AXI cache (32-bit in, 256-bit out)☆55Updated 4 years ago
- ☆66Updated 3 years ago