Clock Domain Crossing Design（use MCP formulation without feedback）基于MCP不带反馈的跨时钟域设计
☆13Jan 3, 2020Updated 6 years ago
Alternatives and similar repositories for Clock-Domain-Crossing-Design
Users that are interested in Clock-Domain-Crossing-Design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Oct 27, 2024Updated 2 years ago
- ☆10Aug 12, 2021Updated 5 years ago
- Vivado project for the SP701 Imaging application project☆13Apr 1, 2020Updated 6 years ago
- ☆20Aug 22, 2022Updated 4 years ago
- [HISTORICAL] RISC-V ISA Extensions and Standard Hash Functions (contributions in 2020)☆10Feb 4, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 用于 MobileNetV3 在自定义数据集上的量化，模型压缩90%而精度几乎不受影响，论文：HAQ: Hardware-Aware Automated Quantization with Mixed Precision☆20Jul 10, 2021Updated 5 years ago
- Projects for the Scarab Minispartan6+ FPGA board☆14Jun 20, 2015Updated 11 years ago
- 3×3脉动阵列乘法器☆50Sep 18, 2019Updated 7 years ago
- axi-crossbar form ysyx open source SoC☆11Apr 10, 2023Updated 3 years ago
- Network on Chip for MPSoC☆30Oct 19, 2026Updated 2 weeks ago
- WinUSB implementation for the ZYNQ platform (Zybo board)☆29Aug 27, 2018Updated 8 years ago
- Course resource for the optimization algorithm course in spring 2021. The course is lectured by prof. Zhouwang Yang.☆16Jan 26, 2022Updated 4 years ago
- ☆85Aug 30, 2022Updated 4 years ago
- ☆14Jul 6, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 基于Point Transformers复现点云分割任务，并使用HAQ算法进行自动量化压缩，几乎不影响精度☆26Aug 25, 2022Updated 4 years ago
- eyeriss-chisel3☆41May 2, 2022Updated 4 years ago
- Paper list for accleration of transformers☆14Jul 1, 2023Updated 3 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 9 years ago
- Switch-based Training Acceleration for Machine Learning (SwitchML)☆17Apr 13, 2021Updated 5 years ago
- 在FPGA上实现SRIO收发控制器☆11Sep 30, 2022Updated 4 years ago
- ☆35Nov 26, 2019Updated 6 years ago
- ☆43Apr 28, 2019Updated 7 years ago
- Quantization in the Jagged Loss Landscape of Vision Transformers☆14Oct 22, 2023Updated 3 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Stock_Program_With_Python☆31Oct 25, 2021Updated 5 years ago
- 微型飞行器飞控，可驱动若干有刷（空心杯电机），4个舵机☆11Feb 4, 2019Updated 7 years ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- A 2D mesh Network on Chip with 5-stage pipelined router, all implemented in Verilog and run on Artix-7 FPGA.☆21May 30, 2023Updated 3 years ago
- ☆12May 31, 2016Updated 10 years ago
- Revolutionize your development workflow with AI-powered code assistance, automating mock tests, suggestions, and unit test generation in …☆33Feb 27, 2025Updated last year
- The polymerization of all frequently-used UESTC online services. | 电子科技大学 线上服务集合索引☆24Oct 1, 2022Updated 4 years ago
- MTCNN face detection using OpenCV☆17Jan 5, 2021Updated 5 years ago
- Verilog based FPGA Design of SHA256 Simulated on ModelSim☆24May 18, 2018Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Train neural networks with joint quantization and pruning on both weights and activations using any pytorch modules☆42Sep 19, 2022Updated 4 years ago
- 基于STM32F103的四足爬行机器人（STM32F103-based quadrupedal crawling robot）☆19Feb 8, 2025Updated last year
- OpenExSys_NoC a mesh-based network on chip IP.☆21Dec 1, 2023Updated 2 years ago
- Designed a closed page policy memory controller following the timing specifications for DDR3 DRAM in system verilog. Was responsible for …☆11Mar 4, 2020Updated 6 years ago
- AXI Interconnect☆59Aug 20, 2021Updated 5 years ago
- Pytorch implementation of our paper accepted by ECCV 2022-- Fine-grained Data Distribution Alignment for Post-Training Quantization☆16Sep 13, 2022Updated 4 years ago
- Low level bootloader-loader for TI's OMAP4 system-on-chips.☆11Dec 11, 2014Updated 11 years ago