zhangzek / Clock-Domain-Crossing-DesignLinks
Clock Domain Crossing Design(use MCP formulation without feedback)基于MCP不带反馈的跨时钟域设计
☆11Updated 5 years ago
Alternatives and similar repositories for Clock-Domain-Crossing-Design
Users that are interested in Clock-Domain-Crossing-Design are comparing it to the libraries listed below
Sorting:
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Updated 5 years ago
- ☆20Updated 3 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 8 months ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆19Updated 7 years ago
- ☆36Updated 6 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Updated 2 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆35Updated 2 years ago