Clock Domain Crossing Design（use MCP formulation without feedback）基于MCP不带反馈的跨时钟域设计
☆12Jan 3, 2020Updated 6 years ago
Alternatives and similar repositories for Clock-Domain-Crossing-Design
Users that are interested in Clock-Domain-Crossing-Design are comparing it to the libraries listed below
Sorting:
- ☆20Aug 22, 2022Updated 3 years ago
- ☆71Aug 30, 2022Updated 3 years ago
- ☆11May 31, 2016Updated 9 years ago
- 在FPGA上实现SRIO收发控制器☆11Sep 30, 2022Updated 3 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago
- ☆10Aug 12, 2021Updated 4 years ago
- ☆40Apr 28, 2019Updated 6 years ago
- ☆10Aug 15, 2019Updated 6 years ago
- 一个开源的基于stm32的磁悬浮项目☆15Nov 21, 2023Updated 2 years ago
- 使用verilog编写sdram控制器☆12Jun 22, 2019Updated 6 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- 200W 铝基板加热台控制器，具备PID控制，PWM输出，卡尔曼滤波☆11Oct 30, 2022Updated 3 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆16Mar 3, 2018Updated 8 years ago
- wifi☆12Jun 13, 2017Updated 8 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆10Oct 3, 2017Updated 8 years ago
- ☆17Nov 25, 2017Updated 8 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Sep 23, 2022Updated 3 years ago
- ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor☆11Aug 23, 2017Updated 8 years ago
- This is a script for converting all Excel based formats to prettified XML format☆10Dec 13, 2017Updated 8 years ago
- ☆10May 26, 2023Updated 2 years ago
- Wireless Industrial Condition Monitoring solution☆14Jan 17, 2025Updated last year
- ☆13Apr 1, 2017Updated 8 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- GPS&BD2卫星导航系统模拟信号源☆11Aug 6, 2015Updated 10 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Jun 5, 2020Updated 5 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- 一个小型操作系统的学习与实现☆10Feb 18, 2021Updated 5 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 8 years ago
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 3 years ago
- 国产全志平头哥C906 RISC-V DongshanPI-D1s RV64GVC 裸机示例仓库！☆16May 9, 2024Updated last year
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- ☆12Nov 11, 2015Updated 10 years ago