xupsh / Digital-Design-LabLinks
☆222Updated 4 years ago
Alternatives and similar repositories for Digital-Design-Lab
Users that are interested in Digital-Design-Lab are comparing it to the libraries listed below
Sorting:
- ☆148Updated last week
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆143Updated 5 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆237Updated 4 years ago
- PYNQ学习资料☆164Updated 5 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆202Updated 2 years ago
- Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).☆91Updated last year
- 在vscode上的数字设计开发插件☆386Updated 2 years ago
- 《FPGA应用开发和仿真》(机械工业出版社2018年第1版 ISBN:9787111582786)的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆132Updated 2 weeks ago
- AXI协议规范中文翻译版☆160Updated 3 years ago
- 数字IC设计 学习笔记☆153Updated 3 years ago
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆361Updated 2 years ago
- 中文版 Parallel Programming for FPGAs☆744Updated last year
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆256Updated 7 years ago
- Things to learn for new students in the Lab for AI chips and systems of BJTU .☆243Updated 9 months ago
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(中央处理器)简单结构和Verilog实现。☆150Updated 6 years ago
- HDLBits website practices & solutions☆746Updated last year
- ☆139Updated 10 years ago
- Vivado诸多IP,包括图像处理等☆226Updated last year
- ☆143Updated 4 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆61Updated 6 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆108Updated 2 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆342Updated 2 years ago
- FPGA project☆227Updated 3 years ago
- ☆56Updated this week
- 分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。☆634Updated 2 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆94Updated 3 years ago
- some interesting demos for starters☆82Updated 2 years ago
- Cortex M0 based SoC☆74Updated 3 years ago
- FPGA☆127Updated 5 years ago
- ☆62Updated 2 years ago