☆232Mar 21, 2021Updated 5 years ago
Alternatives and similar repositories for Digital-Design-Lab
Users that are interested in Digital-Design-Lab are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆23Nov 3, 2016Updated 9 years ago
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆5,578May 15, 2022Updated 4 years ago
- ☆10Oct 23, 2016Updated 9 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆169Dec 8, 2019Updated 6 years ago
- ☆17Feb 9, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Updated this week
- HDLBits website practices & solutions☆806Dec 27, 2023Updated 2 years ago
- The robot base on ZedBoard☆16Jul 3, 2014Updated 12 years ago
- 中文版 Parallel Programming for FPGAs☆768Aug 21, 2024Updated last year
- ☆154Mar 9, 2026Updated 4 months ago
- Deployment of Deep learning Image Super-Resolution Models in Xilinx Zynq MPSoC ZCU102☆19May 30, 2020Updated 6 years ago
- GameBoy Advance Zedboard Implementation☆18Dec 27, 2016Updated 9 years ago
- ☆691Dec 31, 2025Updated 6 months ago
- ☆12May 29, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆789Dec 10, 2019Updated 6 years ago
- Pynq computer vision examples with an OV5640 camera☆61Mar 30, 2020Updated 6 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆25Dec 10, 2019Updated 6 years ago
- Must-have verilog systemverilog modules☆1,998Mar 12, 2026Updated 4 months ago
- FPGA☆130Apr 1, 2020Updated 6 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆63Dec 21, 2018Updated 7 years ago
- LLM-DSE: Searching Accelerator Parameters with LLM Agents☆16May 22, 2025Updated last year
- 数字IC设计笔试相关的一些电路代码☆16Sep 22, 2023Updated 2 years ago
- Simple demo showing how to use the ping pong FIFO☆17May 2, 2016Updated 10 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆390Dec 27, 2023Updated 2 years ago
- ☆17Apr 14, 2023Updated 3 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆14Nov 1, 2018Updated 7 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆25Oct 15, 2023Updated 2 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆67Nov 1, 2018Updated 7 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆244Apr 12, 2021Updated 5 years ago
- 数字IC相关资料☆1,533Jul 1, 2025Updated last year
- RV32I Single Cycle Processor (CPU)☆12Nov 14, 2021Updated 4 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆39Nov 25, 2019Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- 2024嵌赛FPGA紫光同创赛题三——PixelFuze☆13May 19, 2026Updated 2 months ago
- Must-have verilog systemverilog modules☆39May 1, 2022Updated 4 years ago
- ☆799Jul 13, 2026Updated last week
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Updated this week
- 實作《自己動手寫CPU》書上的程式碼☆69Sep 16, 2018Updated 7 years ago
- Examples of unions, interfaces, and assertions in SystemVerilog☆13Aug 31, 2013Updated 12 years ago