xupsh / Digital-Design-LabLinks
☆222Updated 4 years ago
Alternatives and similar repositories for Digital-Design-Lab
Users that are interested in Digital-Design-Lab are comparing it to the libraries listed below
Sorting:
- ☆149Updated last week
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆142Updated 5 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆238Updated 4 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆206Updated 2 years ago
- AXI协议规范中文翻译版☆163Updated 3 years ago
- PYNQ学习资料☆165Updated 5 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆110Updated 3 years ago
- Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).☆92Updated last year
- 在vscode上的数字设计开发插件☆386Updated 2 years ago
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(中央处理器)简单结构和Verilog实现。☆150Updated 6 years ago
- 《FPGA应用开发和仿真》(机械工业出版社2018年第1版 ISBN:9787111582786)的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆132Updated 2 weeks ago
- 中文版 Parallel Programming for FPGAs☆746Updated last year
- ☆144Updated 4 years ago
- Vivado诸多IP,包括图像处理等☆228Updated last year
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆261Updated 7 years ago
- HDLBits website practices & solutions☆747Updated last year
- Things to learn for new students in the Lab for AI chips and systems of BJTU .☆248Updated 10 months ago
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆362Updated 2 years ago
- ☆66Updated last week
- FPGA☆127Updated 5 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆63Updated 6 years ago
- 数字IC设计 学习笔记☆154Updated 3 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆345Updated 2 years ago
- ☆140Updated 10 years ago
- ☆62Updated 2 years ago
- image processing based FPGA☆113Updated 4 years ago
- njtech digital design. a fpga digital alarm system with Nexys A7 100T☆51Updated 6 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆359Updated last year
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆115Updated 3 weeks ago