xupsh / Digital-Design-Lab
☆216Updated 4 years ago
Alternatives and similar repositories for Digital-Design-Lab:
Users that are interested in Digital-Design-Lab are comparing it to the libraries listed below
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆135Updated 5 years ago
- ☆142Updated last month
- 《FPGA应用开发和仿真》(机械工业出版社2018年第1版 ISBN:9787111582786)的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆130Updated 5 months ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆234Updated 3 years ago
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(中央处理器)简单结构和Verilog实现。☆145Updated 6 years ago
- AXI协议规范中文翻译版☆141Updated 2 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆198Updated last year
- PYNQ学习资料☆163Updated 5 years ago
- ☆130Updated 9 years ago
- Things to learn for new students in the Lab for AI chips and systems of BJTU .☆200Updated 4 months ago
- 在vscode上的数字设计开发插件☆361Updated 2 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆59Updated 6 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆69Updated 2 weeks ago
- ☆141Updated 4 years ago
- Vivado诸多IP,包括图像处理等☆200Updated 8 months ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆175Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆103Updated 2 years ago
- FPGA☆122Updated 4 years ago
- Here are my solutions to HDLbits Verilog problem sets (HDLbits: https://hdlbits.01xz.net/wiki/Main_Page).☆86Updated last year
- 数字IC设计 学习笔记☆129Updated 3 years ago
- HDLBits website practices & solutions☆727Updated last year
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆86Updated 7 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆561Updated last year
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆312Updated last year
- 2023集创赛紫光同创杯一等奖项目☆105Updated last year
- FPGA project☆215Updated 2 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆82Updated 3 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆158Updated 4 months ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆226Updated 6 years ago
- 中文版 Parallel Programming for FPGAs☆718Updated 7 months ago