Starrynightzyq / ZYNQ-PYNQ-Z2-Gobang
2018第二届全国大学生FPGA创新设计邀请赛的作品
☆57Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for ZYNQ-PYNQ-Z2-Gobang
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆70Updated 3 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆30Updated last year
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆128Updated 4 years ago
- 2023集创赛国二,紫光同创杯。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆121Updated 2 weeks ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆81Updated 7 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆46Updated 4 years ago
- FPGA实现简单的图像处理算法☆40Updated last year
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆189Updated last year
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆43Updated 11 months ago
- upgrade to e203 (a risc-v core)☆37Updated 4 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆50Updated 3 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆160Updated 8 months ago
- image processing based FPGA☆98Updated 3 years ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆29Updated 7 months ago
- fpga跑sobel识别算法☆26Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆52Updated 8 years ago
- PYNQ学习资料☆159Updated 4 years ago
- Convolutional Neural Network RTL-level Design☆34Updated 3 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆121Updated 3 years ago
- 2023集创赛紫光同创杯一等奖项目☆72Updated 10 months ago
- Step by step tutorial for building CortexM0 SoC☆35Updated 2 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆67Updated last year
- AXI总线连接器☆91Updated 4 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆27Updated last year
- ARM中通过APB总线连接的UART模块☆59Updated 4 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆31Updated 3 months ago
- CNN accelerator implemented with Spinal HDL☆136Updated 9 months ago
- Cortex M0 based SoC☆70Updated 3 years ago
- hls code zynq 7020 pynq z2 CNN☆77Updated 5 years ago