Starrynightzyq / ZYNQ-PYNQ-Z2-GobangLinks
2018第二届全国大学生FPGA创新设计邀请赛的作品
☆62Updated 6 years ago
Alternatives and similar repositories for ZYNQ-PYNQ-Z2-Gobang
Users that are interested in ZYNQ-PYNQ-Z2-Gobang are comparing it to the libraries listed below
Sorting:
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆93Updated 8 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆146Updated 5 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆209Updated 2 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆61Updated last year
- ARM中通过APB总线连接的UART模块☆69Updated 5 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 9 years ago
- FPGA实现简单的图像处理算法☆63Updated 2 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆78Updated 4 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆50Updated 5 years ago
- AXI协议规范中文翻译版☆165Updated 3 years ago
- fpga跑sobel识别算法☆43Updated 4 years ago
- image processing based FPGA☆113Updated 4 years ago
- CNN accelerator implemented with Spinal HDL☆155Updated last year
- AXI总线连接器☆105Updated 5 years ago
- 视频旋转(2019FPGA大赛)☆37Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆69Updated last year
- 基于FPGA的三速以太网UDP协议栈设计☆34Updated last year
- 学习AXI接口 ,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆76Updated 4 years ago
- ☆38Updated 10 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆22Updated 2 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆39Updated 3 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 5 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆162Updated 4 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆208Updated last month
- 2024嵌 赛FPGA紫光同创赛题三——PixelFuze☆12Updated last year
- ☆72Updated 9 years ago