Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder
☆122Jan 26, 2013Updated 13 years ago
Alternatives and similar repositories for Multiplier16X16
Users that are interested in Multiplier16X16 are comparing it to the libraries listed below
Sorting:
- Parameterized Booth Multiplier in Verilog 2001☆51Oct 30, 2022Updated 3 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆68Aug 13, 2024Updated last year
- Booth encoded Wallace tree multiplier☆17May 24, 2018Updated 7 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .☆15Feb 17, 2019Updated 7 years ago
- Verilog program☆16Jul 27, 2020Updated 5 years ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例，并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆27Jun 1, 2023Updated 2 years ago
- 32 bit pipelined binary floating point adder using IEEE-754 Single Precision Format in Verilog☆17Aug 27, 2020Updated 5 years ago
- ☆22Jan 9, 2024Updated 2 years ago
- Open source implementation of the ITU-T T.87 recommendation☆12Nov 6, 2010Updated 15 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆117Sep 27, 2020Updated 5 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Jun 5, 2020Updated 5 years ago
- ☆12Nov 11, 2015Updated 10 years ago
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 3 years ago
- Implementing Different Adder Structures in Verilog☆74Sep 3, 2019Updated 6 years ago
- symmetric clock tree synthesis for NTV IC design☆11May 8, 2022Updated 3 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆83Aug 3, 2023Updated 2 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Aug 8, 2017Updated 8 years ago
- Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project☆16Mar 9, 2020Updated 6 years ago
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆13Updated this week
- General Purpose I/O agent written in UVM☆18Jun 29, 2017Updated 8 years ago
- ☆17Dec 8, 2022Updated 3 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆33Jan 12, 2021Updated 5 years ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆24Feb 24, 2026Updated 2 weeks ago
- ☆15Apr 30, 2021Updated 4 years ago
- RISC-V assembler/simulator with GUI☆14Jul 31, 2022Updated 3 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆17Apr 12, 2020Updated 5 years ago
- FIR implemention with Verilog☆50May 18, 2019Updated 6 years ago
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆37Oct 23, 2019Updated 6 years ago
- Generate a Verilog Source file and testbench file for a given Moore FSM☆17Nov 18, 2012Updated 13 years ago
- ☆17Mar 17, 2022Updated 3 years ago
- Adaptive floating-point based numerical format for resilient deep learning☆14Apr 11, 2022Updated 3 years ago
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆42Jun 6, 2024Updated last year
- 立创电子开源设计大赛——OpenECG☆20May 22, 2024Updated last year
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 11 years ago