wuzeyou / Multiplier16X16Links
Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder
☆119Updated 12 years ago
Alternatives and similar repositories for Multiplier16X16
Users that are interested in Multiplier16X16 are comparing it to the libraries listed below
Sorting:
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 5 years ago
- AXI协议规范中文翻译版☆163Updated 3 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆65Updated 6 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆57Updated last year
- AXI总线连接器☆104Updated 5 years ago
- 3×3脉动阵列乘法器☆47Updated 6 years ago
- An AXI4 crossbar implementation in SystemVerilog☆175Updated 3 weeks ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆168Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆132Updated 4 months ago
- IC implementation of Systolic Array for TPU☆278Updated 11 months ago
- FFT generator using Chisel☆62Updated 4 years ago
- Collect some IC textbooks for learning.☆164Updated 3 years ago
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆67Updated last year
- ☆43Updated 3 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆194Updated 7 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆226Updated 2 years ago
- ☆195Updated 3 months ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- CPU Design Based on RISCV ISA☆122Updated last year
- ☆42Updated 4 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆161Updated last year
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- Some useful documents of Synopsys☆85Updated 3 years ago
- ☆69Updated 9 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆108Updated 2 months ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆90Updated 6 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆44Updated 2 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago